Vertical Cladding Layer-Based Doping-Less Tunneling Field Effect Transistor: A Novel Low-Power High-Performance Device

被引:28
作者
Cherik, Iman Chahardah [1 ]
Mohammadi, Saeed [1 ]
机构
[1] Semnan Univ, Dept Elect & Comp Engn, Semnan 3513119111, Iran
关键词
TFETs; Performance evaluation; Doping; Tunneling; Logic gates; Metals; Plasmas; Charge plasma; cladding layer; doping-less; heterojunction; quantum confinement; tunneling FET; QUANTUM CONFINEMENT; FET; IMPACT; VOLTAGE; DESIGN;
D O I
10.1109/TED.2021.3138669
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This article introduces a novel vertical doping-less tunnel field-effect transistor (TFET), in which instead of using metal to induce charge plasma in the source region, cladding layer is utilized to engineer the energy bands in this region. The fabrication process flow of this highly scalable TFET is presented in detail. We employ a calibrated numerical simulator to study the switching and analog/RF performance of the proposed device. Moreover, the impact of different structural parameters and parasitic phenomena, such as interface trap charges and quantum confinement, on the device performance are investigated. According to the obtained results, our transistor exhibits desirable analog and digital performance including $I_{{on}} = 30.02$ mu A/mu m, $I_{{on}}$ / $I_{{off}}$ ratio of 1.57 x 10(1)(1) and $f_{T} = 89.31$ GHz.
引用
收藏
页码:1474 / 1479
页数:6
相关论文
共 31 条
[1]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[2]  
[Anonymous], 2015, ATLAS Device Simulation Software User's Manual
[3]   Tunnel Field-Effect Transistors: Prospects and Challenges [J].
Avci, Uygar E. ;
Morris, Daniel H. ;
Young, Ian A. .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03) :88-95
[4]   GaAs0.5Sb0.5/In0.53Ga0.47As heterojunction dopingless charge plasma-based tunnel FET for analog/digital performance improvement [J].
Bhattacharyya, Amit ;
Chanda, Manash ;
De, Debashis .
SUPERLATTICES AND MICROSTRUCTURES, 2020, 142
[5]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[6]   Germanium-source L-shaped TFET with dual in-line tunneling junction [J].
Chahardah Cherik, Iman ;
Mohammadi, Saeed .
APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (07)
[7]   Enhanced on-state current and suppressed ambipolarity in germanium-source dual vertical-channel TFET [J].
Chahardah Cherik, Iman ;
Mohammadi, Saeed .
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2021, 36 (04)
[8]   A Novel Dopingless Fin-Shaped SiGe Channel TFET with Improved Performance [J].
Chen, Shupeng ;
Wang, Shulong ;
Liu, Hongxia ;
Han, Tao ;
Xie, Haiwu ;
Chong, Chen .
NANOSCALE RESEARCH LETTERS, 2020, 15 (01)
[9]   Study of Random Dopant Fluctuation Effects in Germanium-Source Tunnel FETs [J].
Damrongplasit, Nattapol ;
Shin, Changhwan ;
Kim, Sung Hwan ;
Vega, Reinaldo A. ;
Liu, Tsu-Jae King .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (10) :3541-3548
[10]   A High-Performance Gate Engineered InGaN Dopingless Tunnel FET [J].
Duan, Xiaoling ;
Zhang, Jincheng ;
Wang, Shulong ;
Li, Yao ;
Xu, Shengrui ;
Hao, Yue .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (03) :1223-1229