Synthesis of high-speed interconnects under constraints on tinting and signal integrity

被引:0
|
作者
Lee, J [1 ]
Shragowitz, E [1 ]
机构
[1] Hewlett Packard Corp, Santa Rosa, CA 95403 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A method of interconnect synthesis described in this paper performs selection of net parameters (line segments length, width, and terminator values) based on timing and signal integrity requirements. An iterative method of computation combines a numerical simulation of signal waveforms at receivers by the very fast AWE (Asymptotic Waveform Evaluation) technique improved for accuracy by the CFB. (Complex Frequency Hopping) [2] with computation of voltage sensitivities to parameter changes of interconnects and terminators. Signal waveforms are approximated by the multivariable Taylor series with partial derivatives obtained during the AWE/CFH simulation without almost any additional cost. These series are formulated as constraints on delays and shapes of waveforms at receivers in a linear programming model at each iteration. The linear programming model allows to find new values of net parameters consistent with timing and signal integrity requirements. On each step deviation from the required arrival time and signal waveform decreases as;a result of changes made in net parameters. The process converges very fast. The computation time is 1-2 seconds for a 3-pin net.
引用
收藏
页码:622 / 626
页数:5
相关论文
共 50 条
  • [21] Signal Integrity Analysis of High Speed Interconnects In PCB Embedded with EBG Structures
    Sindhadevi, M.
    Kanagasabai, Malathi
    Arun, Henridass
    Shrivastav, A. K.
    JOURNAL OF ELECTRICAL ENGINEERING & TECHNOLOGY, 2016, 11 (01) : 175 - 183
  • [22] Simulation of high-speed interconnects
    Achar, R
    Nakhla, MS
    PROCEEDINGS OF THE IEEE, 2001, 89 (05) : 693 - 728
  • [23] HIGH-SPEED DATACENTER INTERCONNECTS
    Porter, George
    Snoeren, Alex C.
    Papen, George
    IEEE MICRO, 2014, 34 (05) : 6 - 7
  • [24] Enhancement of signal integrity and power integrity with embedded capacitors in high-speed packages
    Srinivasan, K.
    Muthana, P.
    Mandrekar, R.
    Engin, E.
    Choi, J.
    Swaminathan, M.
    ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, 2006, : 284 - +
  • [25] Simulation Models for Signal Integrity Analyses Extracted from Computed Tomography Scans - A Case Study for High-Speed Interconnects
    Simon, Sven
    Hillebrand, Juergen
    Kiess, Steffen
    2014 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2014, : 973 - 978
  • [26] Signal Integrity: Fault Modeling and Testing in High-Speed SoCs
    Mehrdad Nourani
    Amir Attarha
    Journal of Electronic Testing, 2002, 18 : 539 - 554
  • [27] Sparsity Constrained Regression For High-Speed Signal Integrity Modeling
    Zhuo, Jiacheng
    He, Jiayi
    Kiguradze, Zurab
    Mutnury, Bhyrav
    Drewniak, James
    2019 ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS 2019), 2019,
  • [28] Bayesian Optimization of High-Speed Channel for Signal Integrity Analysis
    Lho, Daehwan
    Park, Junyong
    Park, Hyunwook
    Park, Shinyoung
    Kim, Seongguk
    Kang, Hyungmin
    Kim, Subin
    Park, Gapyeol
    Son, Kyungjune
    Kim, Joungho
    2019 IEEE 28TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS 2019), 2019,
  • [29] Signal integrity and EMC in high-speed electronic package integration
    Li, E. P.
    2007 ASIA-PACIFIC CONFERENCE ON APPLIED ELECTROMAGNETICS, PROCEEDINGS, 2007, : 7 - 10
  • [30] Via and reference discontinuity impact on high-speed signal integrity
    Kim, J
    Kim, J
    Rotaru, MD
    Chong, KC
    Iyer, MK
    2004 INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SYMPOSIUM RECORD 1-3, 2004, : 583 - 587