A transconductance enhanced recycling structure for folded cascode amplifier

被引：33

作者：

Zhao, Xiao ^{[1
]}

Fang, Huajun ^{[1
]}

Xu, Jun ^{[1
]}

机构：

[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China

来源：

ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2012年 / 72卷 / 01期

关键词：

Transconductance enhancement; Recycling structure; Positive feedback; Folded cascode amplifier;

D O I：

10.1007/s10470-012-9843-6

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This letter is to present a transconductance enhanced recycling structure for folded cascode amplifier. The proposed structure introduces a positive feedback path to achieve a significant boost in transconductance without increasing power or area consumption. A folded cascode amplifier using the proposed structure was implemented in SMIC standard 65 nm CMOS process. Simulation results show that the proposed amplifier achieves 400% improvement in gain-bandwidth and 16.6 dB boost in DC gain compared to the conventional folded cascode.

引用

页码：259 / 263

页数：5

共 5 条

[1] The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier [J].

Assaad, Rida S. ;

Silva-Martinez, Jose .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (09) :2535-2542

[2] A 14-b 12-MS/s CMOS pipeline ADC with over 100-dB SFDR [J].

Chiu, Y ;

Gray, PR ;

Nikolic, B .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (12) :2139-2151

[3]

Khumsat P., 2007, 18 EUR C CIRC THEOR, P436

[4] High-speed current-mode logic amplifier using positive feedback and feed-forward source-follower techniques for high-speed CMOS I/O buffer [J].

Kim, JK ;

Kalkur, TS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (03) :796-802

[5] Techniques for the Design of Low Voltage Power Efficient Analog and Mixed Signal Circuits [J].

Ramirez-Angulo, J. ;

Carvajal, Ramon G. ;

Lopez-Martin, Antonio .

22ND INTERNATIONAL CONFERENCE ON VLSI DESIGN HELD JOINTLY WITH 8TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2009, :26-+

← 1 →