Speed-Up in Test Methods Using Probabilistic Merit Indicators

被引:1
作者
Fooladi, Mahtab [1 ]
Kamran, Arezoo [2 ]
机构
[1] Razi Univ, Kermanshah, Iran
[2] Razi Univ, Comp Engn Dept, Kermanshah, Iran
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2020年 / 36卷 / 02期
关键词
Test pattern generation; Genetic algorithm; Fault coverage; Probabilistic simulation; Fault sampling; CORRELATION-COEFFICIENT; APPROPRIATE USE; ALGORITHM; GENERATION;
D O I
10.1007/s10836-020-05871-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deterministic test generation methods are time consuming and, this has led to emergence of simulation-based approaches. The basis of simulation-based methods is to propose a number of test vectors, evaluate the efficiency of the proposed vectors, and accept or reject them. In these methods, the efficiency of each test vector is traditionally evaluated based on fault coverage of that vector. In this paper an alternative criterion based on probabilistic simulation approaches is proposed that can be calculated much faster than fault coverage. Statistical evaluations confirm a strong correlation between the proposed measure and fault coverage. The proposed measure can be used in simulation-based and meta-heuristic test generation methods to achieve speedup. In order to indicate efficiency of the proposed probabilistic measure, two test generation methods that utilize this measure are suggested and exploited to generate test for ISCAS85 benchmark circuits. These test generation methods are called PMI_PRUNE and PMI_GA. Our results demonstrate that PMI_PRUNE can achieve up to 21.2x, while the maximum speedup in PMI_GA is 5.0x. The average speedup in PMI_PRUNE and PMI_GA is about 9.6x, and 2.7x respectively.
引用
收藏
页码:285 / 296
页数:12
相关论文
共 26 条
[21]  
Rudnick E. M., 1994, Proceedings. The European Design and Test Conference. EDAC, The European Conference on Design Automation. ETC European Test Conference. EUROASIC, The European Event in ASIC Design (Cat. No.94TH0634-6), P40, DOI 10.1109/EDTC.1994.326901
[22]   A genetic algorithm framework for test generation [J].
Rudnick, EM ;
Patel, JH ;
Greenstein, GS ;
Niermann, TM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (09) :1034-1044
[23]  
Sabaghian-Bidgoli Hossein, 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI). Proceedings, P545, DOI 10.1109/ISVLSI.2017.101
[24]   Correlation Coefficients: Appropriate Use and Interpretation [J].
Schober, Patrick ;
Boer, Christa ;
Schwarte, Lothar A. .
ANESTHESIA AND ANALGESIA, 2018, 126 (05) :1763-1768
[25]   SOCRATES - A HIGHLY EFFICIENT AUTOMATIC TEST PATTERN GENERATION SYSTEM [J].
SCHULZ, MH ;
TRISCHLER, E ;
SARFERT, TM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) :126-137
[26]   The Test Pattern Generation for Digital Integrated Circuits Based on CA-IA-PSO Algorithm [J].
Zhang Jiali ;
Zhang Lin ;
Yang Yun ;
Niu Tianlin ;
Zhang Long ;
Xu XiaoDong .
2015 SEVENTH INTERNATIONAL CONFERENCE ON MEASURING TECHNOLOGY AND MECHATRONICS AUTOMATION (ICMTMA 2015), 2015, :1316-1320