Speed-Up in Test Methods Using Probabilistic Merit Indicators

被引:1
作者
Fooladi, Mahtab [1 ]
Kamran, Arezoo [2 ]
机构
[1] Razi Univ, Kermanshah, Iran
[2] Razi Univ, Comp Engn Dept, Kermanshah, Iran
来源
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS | 2020年 / 36卷 / 02期
关键词
Test pattern generation; Genetic algorithm; Fault coverage; Probabilistic simulation; Fault sampling; CORRELATION-COEFFICIENT; APPROPRIATE USE; ALGORITHM; GENERATION;
D O I
10.1007/s10836-020-05871-8
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Deterministic test generation methods are time consuming and, this has led to emergence of simulation-based approaches. The basis of simulation-based methods is to propose a number of test vectors, evaluate the efficiency of the proposed vectors, and accept or reject them. In these methods, the efficiency of each test vector is traditionally evaluated based on fault coverage of that vector. In this paper an alternative criterion based on probabilistic simulation approaches is proposed that can be calculated much faster than fault coverage. Statistical evaluations confirm a strong correlation between the proposed measure and fault coverage. The proposed measure can be used in simulation-based and meta-heuristic test generation methods to achieve speedup. In order to indicate efficiency of the proposed probabilistic measure, two test generation methods that utilize this measure are suggested and exploited to generate test for ISCAS85 benchmark circuits. These test generation methods are called PMI_PRUNE and PMI_GA. Our results demonstrate that PMI_PRUNE can achieve up to 21.2x, while the maximum speedup in PMI_GA is 5.0x. The average speedup in PMI_PRUNE and PMI_GA is about 9.6x, and 2.7x respectively.
引用
收藏
页码:285 / 296
页数:12
相关论文
共 26 条
[11]  
Goyal A, 2015, 2015 INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION & AUTOMATION (ICCCA), P16, DOI 10.1109/CCAA.2015.7148364
[12]   Study on Automatic Test Generation of Digital Circuits Using Particle Swarm Optimization [J].
Gu Yuan-liang ;
Xu Wen-bo .
2011 TENTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2011, :324-328
[13]   A hybrid distributed test generation method using deterministic and genetic algorithms [J].
Harmanani, H ;
Karablieh, B .
FIFTH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2005, :317-322
[14]  
Kamran A, 2010, P E W DES TEST S EWD, P16, DOI [10.1109/EWDTS.2010.5742157, DOI 10.1109/EWDTS.2010.5742157]
[16]  
Mukaka MM, 2012, MALAWI MED J, V24, P69
[17]   A Genetic Algorithm-Based Heuristic Method for Test Set Generation in Reversible Circuits [J].
Nagamani, A. N. ;
Anuktha, S. N. ;
Nanditha, N. ;
Agrawal, Vinod Kumar .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (02) :324-336
[18]  
Navabi Z, 2011, DIGITAL SYSTEM TEST AND TESTABLE DESIGN: USING HDL MODELS AND ARCHITECTURES, P393, DOI 10.1007/978-1-4419-7548-5
[19]  
Osimiry EO, 2016, 2016 IEEE NORD CIRC, P1, DOI [10.1109/NORCHIP.2016.7792915, DOI 10.1109/NORCHIP.2016.7792915]
[20]   PROGRAMMED ALGORITHMS TO COMPUTE TESTS TO DETECT AND DISTINGUISH BETWEEN FAILURES IN LOGIC CIRCUITS [J].
ROTH, JP ;
BOURICIUS, WG ;
SCHNEIDER, PR .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (05) :567-+