High-K Spacer Dual-Metal Gate Stack Underlap Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET for high frequency applications

被引:33
作者
Goel, Anubha [1 ]
Rewari, Sonam [1 ]
Verma, Seema [2 ]
Gupta, R. S. [1 ]
机构
[1] GGSIPU, Dept Elect & Commun Engn, Maharaja Agrasen Inst Technol, New Delhi, India
[2] Banasthali Vidyapith, Dept Elect, Banasthali 304022, Rajasthan, India
来源
MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS | 2020年 / 26卷 / 05期
关键词
NANOWIRE TRANSISTORS;
D O I
10.1007/s00542-019-04715-6
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-K Spacer based Dual-Metal Gate Stack Junctionless Gate All Around (HK-DMGS-JGAA) MOSFET has been proposed and analyzed in this paper for high frequency analog ad RF applications. It has been done by comparing it with the existing Junctionless devices in particular, Junctionless-Gate All Around, Junctionless Gate All Around Underlap and Dual-Metal Junctionless Gate All Around Underlap MOSFET. It is so found that HK-DMGS-JGAA MOSFET shows higher I-ds, g(m), g(d) and f(T) over existing Junctionless device architectures making it a suitable device for high frequency analog applications. It has also been established that HK-DMGS-JGAA MOSFET has better I-ON/I-OFF ratio, Subthreshold Slope (SS) most close to the ideal values, lower Channel Resistance, R-ch, higher Early Voltage (V-EA), higher Frequency Transconductance Product, superior Transconductance Generation Factor, Maximum gains in terms of current gain, Maximum Transducer Power Gain and Unilateral Power Gain, superior noise performance in terms of the Noise Conductivity and Noise Figure. All these improved figure of merits warrant HK-DMGS-JGAA MOSFET as the best suited device design for various analog and digital applications along with high frequency applications.
引用
收藏
页码:1697 / 1705
页数:9
相关论文
共 25 条
[1]  
[Anonymous], 2019, 3D DEV SIM
[2]   Investigation of the novel attributes of a fully depleted dual-material gate SOI MOSFET [J].
Chaudhry, A ;
Kumar, MJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (09) :1463-1467
[3]  
Cheng B:, 1998, IEEE T ELECTRON DEV, V46, P1537
[4]   Analytic compact model of ballistic and quasi-ballistic transport for cylindrical gate-all-around MOSFET including drain-induced barrier lowering effect [J].
Cheng, He ;
Uno, Shigeyasu ;
Nakazato, Kazuo .
JOURNAL OF COMPUTATIONAL ELECTRONICS, 2015, 14 (01) :321-328
[5]   Sensitivity of Threshold Voltage to Nanowire Width Variation in Junctionless Transistors [J].
Choi, Sung-Jin ;
Moon, Dong-Il ;
Kim, Sungho ;
Duarte, Juan P. ;
Choi, Yang-Kyu .
IEEE ELECTRON DEVICE LETTERS, 2011, 32 (02) :125-127
[6]  
Colinge JP, 2010, NAT NANOTECHNOL, V5, P225, DOI [10.1038/NNANO.2010.15, 10.1038/nnano.2010.15]
[7]   Reduced electric field in junctionless transistors [J].
Colinge, Jean-Pierre ;
Lee, Chi-Woo ;
Ferain, Isabelle ;
Akhavan, Nima Dehdashti ;
Yan, Ran ;
Razavi, Pedram ;
Yu, Ran ;
Nazarov, Alexei N. ;
Doriac, Rodrigo T. .
APPLIED PHYSICS LETTERS, 2010, 96 (07)
[8]   Junctionless Multiple-Gate Transistors for Analog Applications [J].
Doria, Rodrigo Trevisoli ;
Pavanello, Marcelo Antonio ;
Trevisoli, Renan Doria ;
de Souza, Michelly ;
Lee, Chi-Woo ;
Ferain, Isabelle ;
Akhavan, Nima Dehdashti ;
Yan, Ran ;
Razavi, Pedram ;
Yu, Ran ;
Kranti, Abhinav ;
Colinge, Jean-Pierre .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (08) :2511-2519
[9]   Effects of high-κ (HfO2) gate dielectrics in double-gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes [J].
Gnani, Elena ;
Reggiani, Susanna ;
Rudan, Massimo ;
Baccarani, Giorgio .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2007, 6 (01) :90-96
[10]   Shallow Extension Engineered Dual Material Surrounding Gate (SEE-DM-SG) MOSFET for improved gate leakages, analysis of circuit and noise performance [J].
Goel, Anubha ;
Rewari, Sonam ;
Verma, Seema ;
Gupta, R. S. .
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2019, 111