Superjunction power LDMOS on partial SOI platform

被引：30

作者：

Chen, Yu ^{[1
]}

Buddharaju, Kavitha D. ^{[2
]}

Liang, Yung C. ^{[1
]}

Samudra, Ganesh S. ^{[1
]}

Feng, Han Hua ^{[2
]}

机构：

[1] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119260, Singapore

[2] Inst Microelect, Singapore 117684, Singapore

来源：

PROCEEDINGS OF THE 19TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS | 2007年

关键词：

D O I：

10.1109/ISPSD.2007.4294961

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Superjunction power LDMOS device implemented on the bulk Si substrate suffers from the substrate-assisted depletion (SAD) effect, which causes the charge imbalance, and thus limits the device performance. A new SJ-LDMOS structure integrated on the partial SOI (PSOI) platform is proposed in this paper, which eliminates the SAD completely and enables the making of SJ-LDMOS on bulk silicon substrate without sacrificing its electrical and thermal performance. The PSOI SJ-LDMOS was fabricated and characterized. The tested PSOI SJ-LDMOS exhibits a specific on-state resistance of 1.01m Omega center dot cm(2) while the breakdown voltage is 72.3V.

引用

页码：177 / +

页数：2

共 18 条

[11] 170V Super Junction LDMOST in a 0.5 mm commercial CMOS/SOS technology [J].

Nassif-Khalil, SG ;

Salama, CAT ;

Rogers, ES .

ISPSD'03: 2003 IEEE 15TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS PROCEEDINGS, 2003, :228-231

[12] Lateral unbalanced Super Junction (USJ)/3D-RESURF for high breakdown voltage on SOI [J].

Ng, R ;

Udrea, F ;

Sheng, K ;

Ueno, K ;

Amaratunga, GAJ ;

Nishiura, M .

ISPSD'01: PROCEEDINGS OF THE 13TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2001, :395-398

[13]

Park IY, 2005, INT SYM POW SEMICOND, P163

[14]

PARK JM, 2001, P ISPSD, P114

[15] SOA improvement by a double RESURF LDMOS technique in a power IC technology [J].

Parthasarathy, V ;

Khemka, V ;

Zhu, RH ;

Bose, A .

INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, :75-78

[16] The partial silicon-on-insulator technology for RF power LDMOSFET devices and on-chip microinductors [J].

Ren, CH ;

Cai, J ;

Liang, YC ;

Ong, PH ;

Balasubramanian, N ;

Sin, JKO .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) :2271-2278

[17]

RUB M, 2006, P ISPSD

[18] 120 V interdigitated-drain LDMOS (IDLDMOS) on SOI substrate breaking power LDMOS limit [J].

Xu, SM ;

Gan, KP ;

Samudra, GS ;

Liang, YC ;

Sin, JKO .

IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (10) :1980-1985

← 1 2 →