Design of Non-Volatile Asynchronous Circuit using CMOS-FDSOI/FinFET Technologies

被引:0
|
作者
Bhimsaria, Nikunj [1 ]
Chaturvedi, Nitin [1 ]
Gurunarayanan, S. [1 ]
机构
[1] Birla Inst Technol & Sci, Dept EEE, Pilani, Rajasthan, India
来源
2016 INTERNATIONAL CONFERENCE ON COMPUTING, ANALYTICS AND SECURITY TRENDS (CAST) | 2016年
关键词
STT-MTJ; non-volatile C-element; almost-zero leakage; CMOS-FDSOI; FinFET;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
This paper investigates the application of Spin-Transfer Torque Magnetic Tunnel Junctions (STT-MTJ) in nonvolatile memory design. MTJs are favored in NVM design as they can provide indefinite data retention and very high read/write speeds. In this work, we have presented the design and analysis of a non-volatile, low power Muller C-element with almost-zero leakage current and instantaneous back-up and wake-up times. The simulations results of the C-element based on technology incorporating CMOS FD-SOI and Spin Transfer Torque MTJs are compared with those of a design in which FinFETs are utilized instead of the FDSOI transistors. The two implementations are compared on the basis of idle power consumption, energy required for read and write functionality as well as output delay in addition to the scalability analysis of both the technologies.
引用
收藏
页码:462 / 465
页数:4
相关论文
共 10 条
  • [1] ESD issues in advanced CMOS bulk and FinFET technologies: Processing, protection devices and circuit strategies
    Russ, Christian
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1403 - 1411
  • [2] Design and Performance Analysis of SRAM Circuit Using Adiabatic Logic with FinFET
    Shamsuddoha, A. O. M.
    Islam, Md Khairul
    Biswas, Satyendra N.
    PROCEEDINGS OF INTERNATIONAL CONFERENCE ON ELECTRONICS, COMMUNICATIONS AND INFORMATION TECHNOLOGY 2021 (ICECIT 2021), 2021,
  • [3] Leakage Power Reduction Technique by Using FinFET Technology in ULSI Circuit Design
    Dadoria, Ajay Kumar
    Khare, Kavita
    Gupta, T. K.
    Singh, R. P.
    PROCEEDINGS OF FIRST INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY FOR INTELLIGENT SYSTEMS: VOL 2, 2016, 51 : 509 - 518
  • [4] A Novel Energy Efficient and Process Immune Schmitt Trigger Circuit Design Using FinFET Technology
    Mushtaq, Umayia
    Akram, Md Waseem
    Prasad, Dinesh
    Nagar, Bal Chand
    INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 2022, 60 (05) : 387 - 394
  • [5] 7-nm FinFET CMOS Design Enabled by Stress Engineering Using Si, Ge, and Sn
    Gupta, Suyog
    Moroz, Victor
    Smith, Lee
    Lu, Qiang
    Saraswat, Krishna C.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) : 1222 - 1230
  • [6] Challenges in Low-Power Analog Circuit Design for sub-28nm CMOS Technologies
    Fahim, Amr
    PROCEEDINGS OF THE 2014 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2014, : 123 - 126
  • [7] Design Procedure for Two-Stage CMOS Opamp using gm/ID design Methodology in 16 nm FinFET Technology
    Hesham, Bakr
    Hasaneen, El-Sayed
    Hamed, Hesham F. A.
    31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 325 - 329
  • [8] Design of Non-Volatile 4T-2Magnetic Tunnel Junction Based Random Access Memory Cell
    Kushwah, Ankit Singh
    Akashe, Shyam
    2014 INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH), 2014, : 364 - 368
  • [9] Design and Analysis of Static Random-Access Memory FinFET Circuit Using Self Controlled Voltage Level Controller
    Gadipudi, VishnuVardhan Rao
    Kavitha, A.
    JOURNAL OF NANOELECTRONICS AND OPTOELECTRONICS, 2023, 18 (08) : 905 - 914
  • [10] A 2xVDD digital output buffer with gate driving stability and non-overlapping signaling control for slew-rate auto-adjustment using 16-nm FinFET CMOS process
    Wang, Chua-Chin
    Tolentino, Lean Karlo S.
    Lu, Shao-Wei
    Jose, Oliver Lexter July A.
    Sangalang, Ralph Gerard B.
    Lee, Tzung-Je
    Lou, Pang -Yen
    Chang, Wei-Chih
    INTEGRATION-THE VLSI JOURNAL, 2023, 90 : 245 - 260