InP photonic integrated multi-layer neural networks: Architecture and performance analysis

被引:36
作者
Shi, Bin [1 ]
Calabretta, Nicola [1 ]
Stabile, Ripalta [1 ]
机构
[1] Eindhoven Univ Technol, Inst Photon Integrat, NL-5600 MB Eindhoven, Netherlands
关键词
LOW-POWER; INTELLIGENCE; CIRCUITS; SPACE; TIME;
D O I
10.1063/5.0066350
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
We demonstrate the use of a wavelength converter, based on cross-gain modulation in a semiconductor optical amplifier (SOA), as a nonlinear function co-integrated within an all-optical neuron realized with SOA and wavelength-division multiplexing technology. We investigate the impact of fully monolithically integrated linear and nonlinear functions on the all-optical neuron output with respect to the number of synapses/neuron and data rate. Results suggest that the number of inputs can scale up to 64 while guaranteeing a large input power dynamic range of 36 dB with neglectable error introduction. We also investigate the performance of its nonlinear transfer function by tuning the total input power and data rate: The monolithically integrated neuron performs about 10% better in accuracy than the corresponding hybrid device for the same data rate. These all-optical neurons are then used to simulate a 64:64:10 two-layer photonic deep neural network for handwritten digit classification, which shows an 89.5% best-case accuracy at 10 GS/s. Moreover, we analyze the energy consumption for synaptic operation, considering the full end-to-end system, which includes the transceivers, the optical neural network, and the electrical control part. This investigation shows that when the number of synapses/neuron is > 18, the energy per operation is < 20 pJ (6 times higher than when considering only the optical engine). The computation speed of this two-layer all-optical neural network system is 47 TMAC/s, 2.5 times faster than state-of-the-art graphics processing units, while the energy efficiency is 12 pJ/MAC, 2 times better. This result underlines the importance of scaling photonic integrated neural networks on chip.& nbsp;(c) 2022 Author(s). All article content, except where otherwise noted, is licensed under a Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).
引用
收藏
页数:12
相关论文
共 55 条
[1]  
Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
[2]   Silicon photonics integrated circuits: a manufacturing platform for high density, low power optical I/O's [J].
Absil, Philippe P. ;
Verheyen, Peter ;
De Heyn, Peter ;
Pantouvaki, Marianna ;
Lepage, Guy ;
De Coster, Jeroen ;
Van Campenhout, Joris .
OPTICS EXPRESS, 2015, 23 (07) :9369-9378
[3]   True North: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip [J].
Akopyan, Filipp ;
Sawada, Jun ;
Cassidy, Andrew ;
Alvarez-Icaza, Rodrigo ;
Arthur, John ;
Merolla, Paul ;
Imam, Nabil ;
Nakamura, Yutaka ;
Datta, Pallab ;
Nam, Gi-Joon ;
Taba, Brian ;
Beakes, Michael ;
Brezzo, Bernard ;
Kuang, Jente B. ;
Manohar, Rajit ;
Risk, William P. ;
Jackson, Bryan ;
Modha, Dharmendra S. .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (10) :1537-1557
[4]   FPGA vs. ASIC for low power applications [J].
Amara, Amara ;
Amiel, Frederic ;
Ea, Thomas .
MICROELECTRONICS JOURNAL, 2006, 37 (08) :669-677
[5]  
[Anonymous], 2015, P 2015 ACMSIGDA INT, DOI DOI 10.1145/2684746.2689060
[6]   Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations [J].
Benjamin, Ben Varkey ;
Gao, Peiran ;
McQuinn, Emmett ;
Choudhary, Swadesh ;
Chandrasekaran, Anand R. ;
Bussat, Jean-Marie ;
Alvarez-Icaza, Rodrigo ;
Arthur, John V. ;
Merolla, Paul A. ;
Boahen, Kwabena .
PROCEEDINGS OF THE IEEE, 2014, 102 (05) :699-716
[7]   Effective channel allocation to reduce inband FWM crosstalk in DWDM transmission systems [J].
Bogoni, A ;
Potì, L .
IEEE JOURNAL OF SELECTED TOPICS IN QUANTUM ELECTRONICS, 2004, 10 (02) :387-392
[8]   First Demonstration of Automated Control and Assessment of a Dynamically Reconfigured Monolithic 8 x 8 Wavelength-and-Space Switch [J].
Cheng, Q. ;
Stabile, R. ;
Rohit, A. ;
Wonfor, A. ;
Penty, R. V. ;
White, I. H. ;
Williams, K. A. .
JOURNAL OF OPTICAL COMMUNICATIONS AND NETWORKING, 2015, 7 (03) :A388-A395
[9]   NVIDIA A100 Tensor Core GPU: Performance and Innovation [J].
Choquette, Jack ;
Gandhi, Wishwesh ;
Giroux, Olivier ;
Stam, Nick ;
Krashinsky, Ronny .
IEEE MICRO, 2021, 41 (02) :29-35
[10]  
Connelly M.J., 2002, SEMICONDUCTOR OPTICA