Trapping in high-k dielectrics

被引:5
|
作者
Rao, Rosario [1 ]
Simoncini, Riccardo [1 ]
Irrera, Fernanda [1 ]
机构
[1] Univ Roma La Sapienza, Dipartimento Ingn Elettron, I-00184 Rome, Italy
关键词
C-V; CHARGE; INSTABILITIES; STACKS; TRAPS;
D O I
10.1063/1.3503583
中图分类号
O59 [应用物理学];
学科分类号
摘要
In this paper, an analytical model of trapping in high-k dielectrics is proposed. It starts from the general rate equation and relies on the hypothesis that the density of states involved in the capture mechanism follows a Fermi-like distribution. Thus, the energy depth of the trap level respect to the Fermi level is explicited in the model. The model is validated comparing predictions of flat band shift (calculated integrating the density of involved states) with experimental curves measured on GdSiO metal-oxide-semiconductor capacitors in many different conditions. The energy level of the trap is extracted. (C) 2010 American Institute of Physics. [doi:10.1063/1.3503583]
引用
收藏
页数:3
相关论文
共 50 条
  • [1] Characterization and Optimization of Charge Trapping in High-k Dielectrics
    Cartier, Eduard
    Ando, Takashi
    Hopstaken, Marinus
    Narayanan, Vijay
    Krishnan, Rishikesh
    Shepard, Joseph F., Jr.
    Sullivan, Michael D.
    Krishnan, Siddarth
    Chudzik, Michael P.
    De, Sandip
    Pandey, Rajan
    Bajaj, Mohit
    Murali, Kota V. R. M.
    Kerber, Andreas
    2013 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2013,
  • [2] Charge trapping characteristics in high-k gate dielectrics on germanium
    Mahata, C.
    Bera, M. K.
    Bose, P. K.
    Maiti, C. K.
    THIN SOLID FILMS, 2008, 517 (01) : 163 - 166
  • [3] Influence of charge trapping on ac reliability of HIGH-K dielectrics
    Kerber, M
    Duschl, R
    Reisinger, H
    Jakschik, S
    Schröder, U
    Hecht, T
    Kudelka, S
    2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 585 - 586
  • [4] Hot-carrier charge trapping and reliability in high-K dielectrics
    Kumar, A
    Ning, TH
    Fischetti, MV
    Gusev, E
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 152 - 153
  • [5] Electron trapping processes in high-k gate dielectrics and nature of traps
    Bersuker, G.
    Gavartin, J.
    Sim, J.
    Park, C. S.
    Young, C.
    Nadkarni, S.
    Choi, R.
    Shluger, A.
    Lee, B. H.
    2006 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 107 - +
  • [6] High-K gate dielectrics
    Qi, WJ
    Lee, BH
    Nieh, R
    Kang, LG
    Jeon, Y
    Onishi, K
    Lee, JC
    MICROELECTRONIC DEVICE TECHNOLOGY III, 1999, 3881 : 24 - 32
  • [7] Reliability of charge trapping memories with high-k control dielectrics (Invited Paper)
    Molas, G.
    Bocquet, M.
    Vianello, E.
    Perniola, L.
    Grampeix, H.
    Colonna, J. P.
    Masarotto, L.
    Martin, F.
    Brianceau, P.
    Gely, M.
    Bongiorno, C.
    Lombardo, S.
    Pananakakis, G.
    Ghibaudo, G.
    De Salvo, B.
    MICROELECTRONIC ENGINEERING, 2009, 86 (7-9) : 1796 - 1803
  • [8] Influence of atomic layer deposition chemistry on high-k dielectrics for charge trapping memories
    Nikolaou, Nikolaos
    Dimitrakis, Panagiotis
    Normand, Pascal
    Ioannou-Sougleridis, Vassilios
    Giannakopoulos, Konstantinos
    Mergia, Konstantina
    Kukli, Kaupo
    Niinisto, Jaakko
    Ritala, Mikko
    Leskela, Markku
    SOLID-STATE ELECTRONICS, 2012, 68 : 38 - 47
  • [9] Forging the way to high-K dielectrics
    McCoy, M
    CHEMICAL & ENGINEERING NEWS, 2005, 83 (26) : 26 - +
  • [10] Nanoanalysis of high-k dielectrics on semiconductors
    Craven, A. J.
    MacKenzie, M.
    McComb, D. W.
    IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, 2008, : 269 - +