Optimized Reversible BCD Adder Using Novel Reversible Z Gate

被引：0
|
作者：
Liu, Jian Hui [1 ]
机构：
[1] E China Jiao Tong Univ, Coll Informat Engn, Nanchang 330013, Jiangxi, Peoples R China
来源：
2011 SECOND ETP/IITA CONFERENCE ON TELECOMMUNICATION AND INFORMATION (TEIN 2011), VOL 1 | 2011年
关键词：
Reversible Logic; Z gate; reversible BCD adder;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Reversible logic plays a very important role in areas such as quantum computing, nanotechnology and optical computing. In this paper, a 4 x 4 reversible gate called "Z" gate is proposed. The most significant aspect of Z gate is that it can work singly to implement a reversible full adder. Also, this paper introduces a novel reversible logic implementations for Binary Coded Decimal (BCD) adder using reversible Z gate. Besides, another contribution is to provide the initial threshold to building of more complex system which can execute more complicated operations using reversible logic.
引用
收藏
页码：66 / 69
页数：4
相关论文
共 50 条
  • [1] Optimized Designs of Reversible Fault Tolerant BCD adder and Fault Tolerant Reversible Carry Skip BCD Adder
    Bose, Avishek
    Babu, Hafiz Md. Hasan
    2015 18TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2015, : 202 - 207
  • [2] Design of Optimized Reversible Binary Adder/Subtractor and BCD Adder
    Nagamani, A. N.
    Ashwin, S.
    Agrawal, Vinod Kumar
    2014 INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2014, : 774 - 779
  • [3] Optimized nanometric fault tolerant reversible BCD adder
    Haghparast, Majid
    Shams, Masoumeh
    Research Journal of Applied Sciences, Engineering and Technology, 2012, 4 (09) : 1067 - 1072
  • [4] Designing novel reversible BCD adder and parallel adder/subtraction using new reversible logic gates
    Zhou, Rigui
    Zhang, Manqun
    Wu, Qian
    Shi, Yang
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (10) : 1395 - 1414
  • [5] Optimized Carry Look-Ahead BCD Adder Using Reversible Logic
    Tiwari, Kanchan
    Khopade, Amar
    Jadhav, Pankaj
    TECHNOLOGY SYSTEMS AND MANAGEMENT, 2011, 145 : 260 - 265
  • [6] A New Reversible Design of BCD Adder
    Thapliyal, Himanshu
    Ranganathan, Nagarajan
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 1180 - 1183
  • [7] Parity Preserving Adder/Subtractor using a Novel Reversible Gate
    Khandelwal, Ragani
    Saini, Sandeep
    2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 885 - 888
  • [8] Optimized design of carry skip BCD adder using new FHNC reversible logi gates
    Ali, Belayet
    Rahman, Samiur
    Parvin, Tahmina
    International Journal of Computer Science Issues, 2012, 9 (4 4-3): : 424 - 431
  • [9] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Kianpour, Moein
    Sabbaghi-Nadooshan, Reza
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (02) : 459 - 472
  • [10] Novel 8-bit reversible full adder/subtractor using a QCA reversible gate
    Moein Kianpour
    Reza Sabbaghi-Nadooshan
    Journal of Computational Electronics, 2017, 16 : 459 - 472
12345