High-level power estimation

被引：0
|
作者：
Landman, P [1 ]
机构：
[1] TEXAS INSTRUMENTS INC,DSP R&D CTR,DALLAS,TX
来源：
1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS | 1996年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：29 / 35
页数：7
相关论文
共 50 条
  • [21] High-level area estimation
    Büyüksahin, KM
    Najm, FN
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 271 - 274
  • [22] A HIGH-LEVEL TECHNIQUE FOR ESTIMATION AND OPTIMIZATION OF LEAKAGE POWER FOR FULL ADDER
    Shrivas, Jayram
    Akashe, Shyam
    Tiwari, Nitesh
    INTERNATIONAL JOURNAL OF NANOSCIENCE, 2013, 12 (02)
  • [23] High-level power estimation techniques in embedded systems hardware: an overview
    Richa, Majdi
    Prevotet, Jean-Christophe
    Dardaillon, Mickael
    Mroue, Mohamad
    Samhat, Abed Ellatif
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (04): : 3771 - 3790
  • [24] Neural network macromodel for high-level power estimation of CMOS circuits
    Qiang, W
    Cao, Y
    Yan, YY
    Gao, X
    PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON NEURAL NETWORKS AND BRAIN, VOLS 1-3, 2005, : 1009 - 1014
  • [25] High-level power estimation techniques in embedded systems hardware: an overview
    Majdi Richa
    Jean-Christophe Prévotet
    Mickaël Dardaillon
    Mohamad Mroué
    Abed Ellatif Samhat
    The Journal of Supercomputing, 2023, 79 : 3771 - 3790
  • [26] HPET: An Efficient Hybrid Power Estimation Technique to Improve High-Level Power Characterization
    Nocua, Alejandro
    Virazel, Arnaud
    Bosio, Alberto
    Girard, Patrick
    Chevalier, Cyril
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2017, 26 (08)
  • [27] High-level power estimation and low-power design space exploration for FPGAs
    Chen, Deming
    Cong, Jason
    Fan, Yiping
    Zhang, Zhiru
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 529 - +
  • [28] High-level area and current estimation
    Li, F
    He, L
    Basile, J
    Patel, RJ
    Ramamurthy, H
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2003, 2799 : 259 - 268
  • [29] A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization
    Klein, Felipe
    Leao, Roberto
    Araujo, Guido
    Santos, Luiz
    Azevedo, Rodolfo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 660 - 673
  • [30] High-level power estimation with improved entropy for considering the temporal correlated signals
    Wu, Yipin
    Zhou, Feng
    Chen, Hua
    Niu, Qi
    Li, Shun
    Chen, Chunhong
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1030 - +
12345