A 4-Channel 12-Bit High-Voltage Radiation-Hardened Digital-to-Analog Converter for Low Orbit Satellite Applications

被引:22
作者
Fan, Hua [1 ]
Li, Dagang [2 ]
Zhang, Kelin [2 ]
Cen, Yuanjun [2 ]
Feng, Quanyuan [3 ]
Qiao, Fei [4 ]
Heidari, Hadi [5 ]
机构
[1] Univ Elect Sci & Technol China, Sch Elect Sci & Engn, State Key Lab Elect Thin Films & Integrated Devic, Chengdu 610054, Sichuan, Peoples R China
[2] Chengdu Sino Microelect Technol Co Ltd, Chengdu 610041, Sichuan, Peoples R China
[3] Southwest Jiaotong Univ, Sch Informat Sci & Technol, Chengdu 614202, Sichuan, Peoples R China
[4] Tsinghua Univ, Dept Elect Engn, Beijing 100084, Peoples R China
[5] Univ Glasgow, Sch Engn, Glasgow G12 8QQ, Lanark, Scotland
基金
中国博士后科学基金; 中国国家自然科学基金;
关键词
Analog-to-digital converter (ADC); digital-toanalog converter (DAC); mismatch calibration; R-2R ladder; single event effects (SEE); SAR ADC; SENSOR;
D O I
10.1109/TCSI.2018.2856851
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a circuit design and an implementation of a four-channel 12-bit digital-to-analog converter (DAC) with high-voltage operation and radiation-tolerant attribute using a specific CSMC H8312 0.5-mu m Bi-CMOS technology to achieve the functionality across a wide-temperature range from -55 degrees C to 125 degrees C. In this paper, an R-2R resistor network is adopted in the DAC to provide necessary resistors matching which improves the DAC precision and linearity with both the global common centroid and local common centroid layout. Therefore, no additional, complicated digital calibration or laser-trimming are needed in this design. The experimental and measurement results show that the maximum frequency of the single-chip four-channel 12-bit R-2R ladder high-voltage radiation-tolerant DAC is 100 kHz, and the designed DAC achieves the maximum value of differential non-linearity of 0.18 LSB, and the maximum value of integral non-linearity of -0.53 LSB at 125 degrees C, which is close to the optimal DAC performance. The performance of the proposed DAC keeps constant over the whole temperature range from -55 degrees C to 125 degrees C. Furthermore, an enhanced radiation-hardened design has been demonstrated by utilizing a radiation chamber experimental setup. The fabricated radiation-tolerant DAC chipset occupies a die area of 7 mm x 7 mm in total including pads (core active area of 4 mm x 5 mm excluding pads) and consumes less than 525 mW, output voltage ranges from -10 to +10 V.
引用
收藏
页码:3698 / 3706
页数:9
相关论文
共 25 条
[1]  
Ahn J., 1997, PROC EUR C RADIAT EF, P120
[2]  
Analog Devices, QUAD 12 BIT DAC VOLT
[3]  
Analog Devices, MON 12 BIT QUAD DAC
[4]  
Analog Devices, LC2MOS COMPL DUD 12
[5]  
Analog Devices, 5 VOLT SER INP DUAL
[6]   A 10-bit Radiation-Hardened by Design (RHBD) SAR ADC for Space Applications [J].
Baghbanmanesh, MohammadReza ;
Maloberti, Franco ;
Gatti, Umberto .
2017 FIRST NEW GENERATION OF CAS (NGCAS), 2017, :53-56
[7]   Single event transient effects on charge redistribution SAR ADCs [J].
Becker, Thales E. ;
Lanot, Alisson J. C. ;
Cardoso, Guilherme S. ;
Balen, Tiago R. .
MICROELECTRONICS RELIABILITY, 2017, 73 :22-35
[8]   Smart Energy-Efficient Clock Synthesizer for Duty-Cycled Sensor SoCs in 65 nm/28nm CMOS [J].
Bellasi, David E. ;
Benini, Luca .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2017, 64 (09) :2322-2333
[9]   Modelling of a Fibonacci Sequence 8-bit Current Steering DAC to Improve the Second Order Nonlinearities [J].
Das Mohapatra, Anshuman ;
Sahoo, Manmath Narayan .
PROGRESS IN ADVANCED COMPUTING AND INTELLIGENT ENGINEERING, VOL 2, 2018, 564 :533-543
[10]   Basic mechanisms and modeling of single-event upset in digital microelectronics [J].
Dodd, PE ;
Massengill, LW .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (03) :583-602