共 16 条
- [1] [Anonymous], PORTA POlyhedron Representation Transformation Algorithm
- [2] WiCkeD: Analog circuit synthesis incorporating mismatch [J]. PROCEEDINGS OF THE IEEE 2000 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2000, : 511 - 514
- [3] CHANG H, 1997, TOP DOWN CONSTRAINT
- [4] CHERNIKOV SN, 1971, LINEARE UNGLEICHUNGE
- [6] Dantzig G. B., 1963, LINEAR PROGRAMMING E
- [7] Dantzig GB., 1973, J COMBINATORIAL TH A, V14, P288, DOI [DOI 10.1016/0097-3165(73)90004-6, 10.1016/0097-3165(73)90004-6]
- [8] DHANWADA N, 1999, DESIGN AUTOMATION TE
- [9] The sizing rules method for analog integrated circuit design [J]. ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2001, : 343 - 349