Wideband Model of On-Chip CMOS Interconnects Using Space-Mapping Technique

被引:3
作者
Liu, Xiaochang [1 ]
Wang, Gaofeng [2 ,3 ]
Liu, Jia [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Guangdong, Peoples R China
[2] Wuhan Univ, Inst Microelect & Informat Technol, Dept Space Phys, Wuhan 430072, Hubei, Peoples R China
[3] Wuhan Univ, CJ Huang Info Tech Res Inst, Wuhan 430072, Hubei, Peoples R China
关键词
artificial neural network; modeling; on-chip CMOS interconnects; RFICs; space mapping; ARTIFICIAL NEURAL-NETWORKS; EQUIVALENT-CIRCUIT MODEL; RF;
D O I
10.1002/mmce.20534
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A new wideband model for on-chip complementary metal-oxide-semiconductor (CMOS) interconnects is developed by virtue of a space-mapping neural network (SMNN) technique. In this approach, two subneural networks are used for improving the reliability and generalization ability of the model. This approach also presents a new methodology for data generation and training of the two neural networks. Two different structures are used for the two subneural networks to address different physical effects. Instead of the S parameters, the admittances of sub-block neural networks are used as optimization targets for training so that different physical effects can be addressed individually. This model is capable of featuring frequency-variant characteristics of radio-frequency interconnects in terms of frequency-independent circuit components with two subneural networks. In comparison with results from rigorous electromagnetic (EM) simulations, this SMNN model can achieve good accuracy with an average error less than 2% up to 40 GHz. Moreover, it has much enhanced learning and generalization capabilities and as fast as equivalent circuit while preserves the accuracy of detailed EM simulations. (C) 2011 Wiley Periodicals, Inc. Int J RF and Microwave CAE 21:439-445, 2011.
引用
收藏
页码:439 / 445
页数:7
相关论文
共 44 条
  • [41] Estimation of software reliability with execution time model using the pattern mapping technique of artificial neural network
    Gupta, N
    Singh, MP
    COMPUTERS & OPERATIONS RESEARCH, 2005, 32 (01) : 187 - 199
  • [42] High-precision peaks-grabbing modified π-type model in multi-laps on-chip spiral inductors using R-L ladder network
    Chen, Haidong
    He, Lei
    Huang, He
    Xue, Quan
    Che, Wenquan
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2024, 66 (08)
  • [43] Low power LC-voltage controlled oscillator with-140 dBc/Hz @ 1 MHz offset using on-chip inductor design in 0.13 μm RF-CMOS process for S-Band application
    Balodi, Deepak
    Verma, Arunima
    Paravastu, Ananta Govindacharyulu
    CIRCUIT WORLD, 2020, 46 (01) : 32 - 41
  • [44] An Efficient Transistor-Model-Assisted Layout Synthesis Approach Using Improved Implicit Space Mapping for High-Performance MMIC PAs
    Zhang, Jingyuan
    Yan, Xu
    Luo, Haorui
    Guo, Yongxin
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (05) : 2639 - 2643