Wideband Model of On-Chip CMOS Interconnects Using Space-Mapping Technique

被引:3
|
作者
Liu, Xiaochang [1 ]
Wang, Gaofeng [2 ,3 ]
Liu, Jia [1 ]
机构
[1] Chinese Acad Sci, Shenzhen Inst Adv Technol, Shenzhen 518055, Guangdong, Peoples R China
[2] Wuhan Univ, Inst Microelect & Informat Technol, Dept Space Phys, Wuhan 430072, Hubei, Peoples R China
[3] Wuhan Univ, CJ Huang Info Tech Res Inst, Wuhan 430072, Hubei, Peoples R China
关键词
artificial neural network; modeling; on-chip CMOS interconnects; RFICs; space mapping; ARTIFICIAL NEURAL-NETWORKS; EQUIVALENT-CIRCUIT MODEL; RF;
D O I
10.1002/mmce.20534
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
A new wideband model for on-chip complementary metal-oxide-semiconductor (CMOS) interconnects is developed by virtue of a space-mapping neural network (SMNN) technique. In this approach, two subneural networks are used for improving the reliability and generalization ability of the model. This approach also presents a new methodology for data generation and training of the two neural networks. Two different structures are used for the two subneural networks to address different physical effects. Instead of the S parameters, the admittances of sub-block neural networks are used as optimization targets for training so that different physical effects can be addressed individually. This model is capable of featuring frequency-variant characteristics of radio-frequency interconnects in terms of frequency-independent circuit components with two subneural networks. In comparison with results from rigorous electromagnetic (EM) simulations, this SMNN model can achieve good accuracy with an average error less than 2% up to 40 GHz. Moreover, it has much enhanced learning and generalization capabilities and as fast as equivalent circuit while preserves the accuracy of detailed EM simulations. (C) 2011 Wiley Periodicals, Inc. Int J RF and Microwave CAE 21:439-445, 2011.
引用
收藏
页码:439 / 445
页数:7
相关论文
共 44 条
  • [1] A wideband and scalable model of spiral inductors using space-mapping neural network
    Cao, Yazi
    Wang, Gaofeng
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (12) : 2473 - 2480
  • [2] A new SQP based space-mapping algorithm for on-chip spiral inductor optimization
    Arbabi, Navid
    Najmabadi, Mani
    Devabhaktuni, Vijay
    Yagoub, Mustapha
    2007 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-3, 2007, : 99 - 102
  • [3] A Wideband Model for On-Chip Interconnects With Different Shielding Structures
    Kang, Kai
    Cao, Xin
    Wu, Yunqiu
    Gao, Zongzhi
    Tang, Zongxi
    Ban, Yongling
    Sun, Lingling
    Yin, Wen-Yan
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (10): : 1702 - 1712
  • [4] Wideband Lumped Element Model for On-Chip (A)symmetrical Coupled Interconnects on Lossy Silicon Substrate
    Yang, Kai
    Yin, Wen-Yan
    Mao, Jun-Fa
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 2301 - 2304
  • [5] Space-mapping optimization with adaptive surrogate model
    Koziel, Slawomir
    Bandler, John W.
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2007, 55 (03) : 541 - 547
  • [6] Adapted Output Space-Mapping Technique for a Bi-Objective Optimization
    Tran, T. V.
    Moussouni, F.
    Brisset, S.
    Brochet, P.
    IEEE TRANSACTIONS ON MAGNETICS, 2010, 46 (08) : 2990 - 2993
  • [7] A Broadband and Parametric Model of Differential Via Holes Using Space-Mapping Neural Network
    Cao, Yazi
    Simonovich, Lambert
    Zhang, Qi-Jun
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2009, 19 (09) : 533 - 535
  • [8] Microwave device modeling using space-mapping and radial basis functions
    Koziel, Slawomir
    Bandler, John W.
    2007 IEEE/MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS 1-6, 2007, : 798 - 801
  • [9] Optimization of IC-Stripline Performance by Response Surface Space-Mapping Technique
    Mandic, Tvrtko
    Gillon, Renaud
    Baric, Adrijan
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2017, 59 (04) : 1232 - 1238
  • [10] A unified RLC model for high-speed on-chip interconnects
    Sim, SP
    Krishnan, S
    Petranovic, DM
    Arora, ND
    Lee, KR
    Yang, CY
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (06) : 1501 - 1510