Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits

被引：2

作者：

Kuchii, T ^{[1
]}

Hashizume, M ^{[1
]}

Tamesada, T ^{[1
]}

机构：

[1] Univ Tokushima, Fac Engn, Tokushima 7708506, Japan

来源：

1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/IDDQ.1998.730726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A test input generation algorithm for supply current tests is proposed to detect bridging faults in bipolar combinational circuits. By using the algorithm, test input vectors are derived for ISCAS-85 benchmark circuits, which are implemented on printed boards. It is shown by the test generation that more faults in bipolar circuits can be detected with a smaller number of test input vectors than a conventional test method based on output logic values.

引用

页码：14 / 18

页数：5

共 50 条

[41] TESTING FOR STUCK FAULTS IN CMOS COMBINATIONAL-CIRCUITS
ISMAEEL, AA
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 191 - 197
[42] Test for detection & location of intermittent faults in combinational circuits
Ismaeel, AA
Bhatnagar, R
IEEE TRANSACTIONS ON RELIABILITY, 1997, 46 (02) : 269 - 274
[43] ON THE MODELING OF DIGITAL CIRCUITS FOR THE TEST PATTERN GENERATION FOR DEVICE INPUT FAULTS
DOKOUZYANNIS, SP
MICROELECTRONICS AND RELIABILITY, 1994, 34 (12): : 1923 - 1929
[44] On the modelling of digital circuits for the test pattern generation for device input faults
Dokouzyannis, Stavros P.
Microelectronics Reliability, 1994, 34 (12) : 1923 - 1929
[45] Test generation for multiple faults in multiple-valued logic circuits
Pan, ZL
ICEMI'2003: PROCEEDINGS OF THE SIXTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOLS 1-3, 2003, : 618 - 621
[46] DESIGN AND TEST RULES FOR CMOS CIRCUITS TO FACILITATE IDDQ TESTING OF BRIDGING FAULTS
LEE, KJ
BREUER, MA
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (05) : 659 - 670
[47] Testing the realistic bridging faults in CMOS circuits
Song, PL
Lo, JC
1996 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1996, : 84 - 88
[48] DESIGN AND TESTING OF COMBINATIONAL LOGIC CIRCUITS USING BUILT IN SELF TEST SCHEME FOR FPGAs
Vannal, Nagaraj S.
Siddamal, Saroja V.
Bidaralli, Shruti V.
Bhille, Mahalaxmi S.
2015 FIFTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT2015), 2015, : 903 - 907
[49] BILCO: Built in testing method for combinational logic circuits
Harvey, DM
ELECTRONICS LETTERS, 1996, 32 (01) : 31 - 33
[50] TEST-GENERATION FOR COMBINATIONAL LOGIC-CIRCUITS USING INFORMATION-THEORY
STIGALL, PD
ERTEN, YM
COMPUTERS & ELECTRICAL ENGINEERING, 1986, 12 (1-2) : 51 - 63

← 1 2 3 4 5 →