Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits

被引：2

作者：

Kuchii, T ^{[1
]}

Hashizume, M ^{[1
]}

Tamesada, T ^{[1
]}

机构：

[1] Univ Tokushima, Fac Engn, Tokushima 7708506, Japan

来源：

1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/IDDQ.1998.730726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A test input generation algorithm for supply current tests is proposed to detect bridging faults in bipolar combinational circuits. By using the algorithm, test input vectors are derived for ISCAS-85 benchmark circuits, which are implemented on printed boards. It is shown by the test generation that more faults in bipolar circuits can be detected with a smaller number of test input vectors than a conventional test method based on output logic values.

引用

页码：14 / 18

页数：5

共 50 条

[31] An approach for detecting bridging faults in CMOS domino logic circuits using dynamic power supply current monitoring
Walker, A
Henry, AP
Lala, PK
1997 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 1997, : 272 - 280
[32] TEST PATTERN GENERATION FOR LOGIC CROSSTALK FAULTS IN VLSI CIRCUITS
RUBIO, A
SAINZ, JA
KINOSHITA, K
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1991, 138 (02): : 179 - 181
[33] Input pattern classification for transistor level testing of bridging faults in BiCMOS circuits
Menon, SM
Jayasumana, AP
Malaiya, YK
SIXTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1996, : 214 - 219
[34] Sequential circuit test generation for IDDQ testing of bridging faults
Higami, Y
Maeda, T
Kinoshita, K
IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, DIGEST OF PAPERS, 1997, : 12 - 16
[35] AN EFFICIENT DELAY TEST-GENERATION SYSTEM FOR COMBINATIONAL LOGIC-CIRCUITS
PARK, ES
MERCER, MR
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (07) : 926 - 938
[36] Modeling and testing for stuck faults in BiCMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
MICROELECTRONICS JOURNAL, 1997, 28 (6-7) : 663 - 681
[37] FAST TEST-GENERATION FOR M-LOGIC COMBINATIONAL-CIRCUITS
TABAKOW, IG
INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 66 (01) : 57 - 62
[38] Test generation and site of fault for combinational circuits using logic Petri nets
Jui-I Tsai
Ching-Cheng Teng
Ching-Hung Lee
2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 91 - +
[39] AN ALGORITHM TO GENERATE COMPLETE TEST SETS FOR STUCK-AT FAULTS IN COMBINATIONAL LOGIC-CIRCUITS
TUNG, LJ
KERNS, DV
JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1988, 325 (01): : 133 - 142
[40] Test pattern generation for combinational circuits
Jisuanji Xuebao, 10 (788-793):

← 1 2 3 4 5 →