Test input generation for supply current testing of bridging faults in bipolar combinational logic circuits

被引：2

作者：

Kuchii, T ^{[1
]}

Hashizume, M ^{[1
]}

Tamesada, T ^{[1
]}

机构：

[1] Univ Tokushima, Fac Engn, Tokushima 7708506, Japan

来源：

1998 IEEE INTERNATIONAL WORKSHOP ON IDDQ TESTING, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/IDDQ.1998.730726

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A test input generation algorithm for supply current tests is proposed to detect bridging faults in bipolar combinational circuits. By using the algorithm, test input vectors are derived for ISCAS-85 benchmark circuits, which are implemented on printed boards. It is shown by the test generation that more faults in bipolar circuits can be detected with a smaller number of test input vectors than a conventional test method based on output logic values.

引用

页码：14 / 18

页数：5

共 50 条

[1] COMPLETE TEST-SET GENERATION FOR BRIDGING FAULTS IN COMBINATIONAL-LOGIC CIRCUITS
BASU, SK
PAUL, JC
BHATTACHARJEE, PR
INFORMATION SCIENCES, 1986, 38 (03) : 257 - 269
[2] Algorithmic test generation for supply current testing of TTL combinational circuits
Kuchii, T
Hashizume, M
Tamesada, T
PROCEEDINGS OF THE FIFTH ASIAN TEST SYMPOSIUM (ATS '96), 1996, : 171 - 176
[3] Test generation for current testing of bridging faults in CMOS VLSI circuits
Lee, T
Hajj, IN
38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 326 - 329
[4] Precise test generation for resistive bridging faults of CMOS combinational circuits
Maeda, T
Kinoshita, K
INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 510 - 519
[5] Modelling and testing for bridging faults in CMOS and BiCMOS combinational circuits
Ismaeel, AA
Bhatnagar, R
INTERNATIONAL JOURNAL OF ELECTRONICS, 1997, 83 (04) : 529 - 540
[6] Simulation and generation of IDDQ tests for bridging faults in combinational circuits
Chakravarty, S
Thadikaran, PJ
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (10) : 1131 - 1140
[7] FAST TEST-GENERATION AND PARTIAL TESTING FOR COMBINATIONAL LOGIC-CIRCUITS
LIU, J
INTERNATIONAL JOURNAL OF ELECTRONICS, 1987, 62 (05) : 739 - 746
[8] Genetic-algorithm-based test generation for current testing of bridging faults in CMOS VLSI circuits
Lee, T
Hajj, IN
Rudnick, EM
Patel, JH
14TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1996, : 456 - 462
[9] Logic testing of bridging faults in CMOS integrated circuits
Chess, B
Larrabee, T
IEEE TRANSACTIONS ON COMPUTERS, 1998, 47 (03) : 338 - 345
[10] Internal feedback bridging faults in combinational CMOS circuits: Analysis and testing
Miura, Y
Seno, S
ETW 2001: IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, 2001, : 9 - 16

← 1 2 3 4 5 →