Gate current modeling for MOSFETs

被引:0
|
作者
Gehring, A [1 ]
Selberherr, S [1 ]
机构
[1] Vienna Univ Technol, Inst Microelect, A-1040 Vienna, Austria
关键词
semiconductor device simulation; MOS tunneling; energy distribution function; high-k dielectrics; transmitting-boundary; transfer-matrix; trap-assisted tunneling;
D O I
暂无
中图分类号
O6 [化学];
学科分类号
0703 ;
摘要
We describe a set of models suitable for the two- and three-dimensional simulation of tunneling in logic and non-volatile MOS devices. The crucial modeling topics are comprehensively discussed. This comprises the modeling of the energy distribution function in the channel to account for hot-carrier tunneling, the calculation of the transmission coefficient of single and layered dielectrics, the influence of quasi-bound states in the inversion layer, the modeling of static and transient defectassisted tunneling, and the modeling of dielectric degradation and breakdown. We propose a set of models to link the gate leakage to the creation of traps in the dielectric layer, the threshold voltage shift, and eventual dielectric breakdown. The simulation results are compared to commonly used compact models and measurements of logic and non-volatile memory devices.
引用
收藏
页码:26 / 44
页数:19
相关论文
共 50 条
  • [1] Gate current modeling for MOSFETs
    Gehring, A
    Selberherr, S
    ICCDCS 2004: FIFTH INTERNATIONAL CARACAS CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS, 2004, : 1 - 8
  • [2] Temperature dependent compact modeling of gate tunneling leakage current in double gate MOSFETs
    Darbandy, Ghader
    Aghassi, Jasmin
    Sedlmeir, Josef
    Monga, Udit
    Garduno, Ivan
    Cerdeira, Antonio
    Iniguez, Benjamin
    SOLID-STATE ELECTRONICS, 2013, 81 : 124 - 129
  • [3] Compact current modeling of short-channel multiple gate MOSFETs
    Kolberg, S.
    Borli, H.
    Fjeldly, T. A.
    PHYSICA STATUS SOLIDI C - CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 5, NO 12 2008, 2008, 5 (12): : 3609 - 3612
  • [4] Gate current modeling of high-k stack nanoscale MOSFETs
    Wang, Wei
    Gu, Ning
    Sun, J. P.
    Mazumder, P.
    SOLID-STATE ELECTRONICS, 2006, 50 (9-10) : 1489 - 1494
  • [5] Modeling the partition of noise from the gate-tunneling current in MOSFETs
    Ranuárez, JC
    Deen, MJ
    Chen, CH
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (08) : 550 - 552
  • [6] Three-Dimensional Mechanistic Modeling of Gate Leakage Current in High-κ MOSFETs
    Liu, Feilong
    Liu, Yue-Yang
    Li, Ling
    Zhou, Guofu
    Jiang, Xiangwei
    Luo, Jun-Wei
    PHYSICAL REVIEW APPLIED, 2020, 13 (02)
  • [7] New approach for the gate current source-drain partition modeling in advanced MOSFETs
    Romanjek, K
    Lime, F
    Ghibaudo, G
    Leroux, C
    SOLID-STATE ELECTRONICS, 2003, 47 (10) : 1657 - 1661
  • [8] Analytical Drain Current Modeling of Dual-Material Surrounding-Gate MOSFETs
    Li, Zunchao
    Xu, Jinpeng
    Liu, Linlin
    Liang, Feng
    Mei, Kuizhi
    IEICE TRANSACTIONS ON ELECTRONICS, 2011, E94C (06) : 1120 - 1126
  • [9] Physics based current and capacitance modeling of short-channel Double Gate MOSFETs
    Borli, Hakon
    Kolberg, Sigbjorm
    Fjeldly, Tor A.
    2007 INTERNATIONAL SEMICONDUCTOR DEVICE RESEARCH SYMPOSIUM, VOLS 1 AND 2, 2007, : 447 - 448
  • [10] PRECISE MODELING OF HOT-CARRIER GATE CURRENT IN SHORT-CHANNEL MOSFETS
    ELHENNAWY, AE
    MOBAREK, OH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (09) : 1645 - 1652