Low-latency factorization architecture for algebraic soft-decision decoding of reed-solomon codes

被引:12
作者
Ma, Jun [1 ]
Vardy, Alexander
Wang, Zhongfeng
机构
[1] Univ Calif San Diego, Dept Elect & Comp Engn, San Diego, CA 92121 USA
[2] Oregon State Univ, Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
基金
美国国家科学基金会;
关键词
direct root computation; factorization architecture; Reed-Solomon (RS) decoding;
D O I
10.1109/TVLSI.2007.904173
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Bivariate polynomial factorization is an important stage of algebraic soft-decision decoding of Reed-Solomon (RS) codes and contributes to a significant portion of the overall decoding latency. With the exhaustive search-based root computation method, factorization latency is dominated by the root computation step, especially for RS codes defined over very large finite fields. The root-order prediction method proposed by Zhang and Parhi only improves average latency, but does not have any effect on the worst-case latency of the factorization procedure. Thus, neither approach is well-suited for delay-sensitive applications. In this paper, a novel architecture based on direct root computation is proposed to greatly reduce the factorization latency. Direct root computation is feasible because in most practical applications of algebraic soft-decision decoding of RS codes, enough decoding gain can be achieved with a relatively low interpolation cost, which results in a bivariate polynomial with low Y-degree. Compared with existing works, not only does the new architecture have a significantly smaller worst-case decoding latency, but it is also more area efficient since the corresponding hardware for routing polynomial coefficients is eliminated.
引用
收藏
页码:1225 / 1238
页数:14
相关论文
共 15 条
[1]  
ARSHAD A, 2004, P IEEE INT C COMM, P2584
[2]  
ARSHAD A, 2003, P IEEE WORKSH SIGN P, P81
[3]  
ARSHAD A, 2004, P IEEE S INF THEOR, P385
[4]  
Berlekamp E. R., 2015, Algebraic Coding Theory
[5]   An FPGA interpolation processor for soft-decision reed-solomon decoding [J].
Gross, WJ ;
Kschischang, FR ;
Gulak, PG .
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, :310-311
[6]   A VLSI architecture for interpolation in soft-decision list decoding of Reed-Solomon codes [J].
Gross, WJ ;
Kschischang, FR ;
Koetter, R ;
Gulak, RG .
2002 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS, 2002, :39-44
[7]   Improved decoding of Reed-Solomon and algebraic-geometry codes [J].
Guruswami, V ;
Sudan, M .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1999, 45 (06) :1757-1767
[8]  
Koetter R, 2003, 2003 IEEE INTERNATIONAL SYMPOSIUM ON INFORMATION THEORY - PROCEEDINGS, P365
[9]   Algebraic soft-decision decoding of Reed-Solomon codes [J].
Koetter, R ;
Vardy, A .
IEEE TRANSACTIONS ON INFORMATION THEORY, 2003, 49 (11) :2809-2825
[10]  
Ma J, 2006, IEEE INT SYMP CIRC S, P4823