Stable model order reduction method using Kautz functions:: application to VLSI circuits

被引:0
|
作者
Telescu, Mihai [1 ]
Brehonnet, Pascale [1 ]
Tanguy, Noel [1 ]
Vilbe, Pierre [1 ]
机构
[1] CNRS, LEST, UMR 6165, F-29238 Brest 3, France
来源
2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS | 2007年
关键词
D O I
10.1109/SPI.2007.4512216
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In previous papers we presented MOR (Model Order Reduction) methods based on the construction of a Gram matrix subsequent to a decomposition in Laguerre series. In this paper we propose an alternative solution using Kautz series, more adequate for modeling poorly damped systems.
引用
收藏
页码:81 / 84
页数:4
相关论文
共 50 条
  • [21] A New MEMS Stochastic Model Order Reduction Method: Research and Application
    Bian Xiangjuan
    Gong, Youping
    Chen Guojin
    Lv Yunpeng
    JOURNAL OF SENSORS, 2015, 2015
  • [22] Stable Model Order Reduction Method for Fractional-Order Systems Based on Unsymmetric Lanczos Algorithm
    Zhe Gao
    IEEE/CAA Journal of Automatica Sinica, 2019, 6 (02) : 485 - 492
  • [23] Stable Model Order Reduction Method for Fractional-Order Systems Based on Unsymmetric Lanczos Algorithm
    Gao, Zhe
    IEEE-CAA JOURNAL OF AUTOMATICA SINICA, 2019, 6 (02) : 485 - 492
  • [24] Model order reduction of MIMO system using differentiation method
    Manohar, Hem
    Sambariya, D. K.
    PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [25] MODEL ORDER REDUCTION OF ELECTROCHEMICAL BATTERIES USING GALERKIN METHOD
    Fan, Guodong
    Canova, Marcello
    PROCEEDINGS OF THE ASME 8TH ANNUAL DYNAMIC SYSTEMS AND CONTROL CONFERENCE, 2015, VOL 1, 2016,
  • [26] Noise Reduction in VLSI Circuits using Modified GA Based Graph Coloring
    Maitra, Timir
    Pal, Anindya J.
    Bhattacharyya, Debnath
    Kim, Tai-hoon
    International Journal of Control and Automation, 2010, 3 (02): : 37 - 44
  • [27] Unified modeling approach using bond graph method and its application for model order reduction and simulation
    Moin, L
    Uddin, V
    INMIC 2004: 8th International Multitopic Conference, Proceedings, 2004, : 536 - 541
  • [28] Leakage power reduction using self-bias transistor in VLSI circuits
    Gopalakrishnan, H
    Shiue, WT
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 71 - 74
  • [29] Two-sided projection method in variational equation model order reduction of nonlinear circuits
    Feng, LH
    Zeng, X
    Tong, JR
    Chiang, C
    Zhou, D
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 816 - 819
  • [30] PartMOR: Partitioning-Based Realizable Model-Order Reduction Method for RLC Circuits
    Miettinen, Pekka
    Honkala, Mikko
    Roos, Janne
    Valtonen, Martti
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2011, 30 (03) : 374 - 387