Stable model order reduction method using Kautz functions:: application to VLSI circuits

被引：0

作者：

Telescu, Mihai ^{[1
]}

Brehonnet, Pascale ^{[1
]}

Tanguy, Noel ^{[1
]}

Vilbe, Pierre ^{[1
]}

机构：

[1] CNRS, LEST, UMR 6165, F-29238 Brest 3, France

来源：

2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS | 2007年

关键词：

D O I：

10.1109/SPI.2007.4512216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In previous papers we presented MOR (Model Order Reduction) methods based on the construction of a Gram matrix subsequent to a decomposition in Laguerre series. In this paper we propose an alternative solution using Kautz series, more adequate for modeling poorly damped systems.

引用

页码：81 / 84

页数：4

共 50 条

[11] STABLE BIASED REDUCED ORDER MODELS USING THE ROUTH METHOD OF REDUCTION
SHAMASH, Y
INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1980, 11 (05) : 641 - 654
[12] Partitioning-Based Second-Order Model-Order Reduction Method for RC Circuits
Miettinen, Pekka
Honkala, Mikko
Roos, Janne
Valtonen, Martti
2009 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1 AND 2, 2009, : 531 - 534
[13] Fast statistical analysis of nonlinear analog circuits using model order reduction
Henda Aridhi
Mohamed H. Zaki
Sofiène Tahar
Analog Integrated Circuits and Signal Processing, 2015, 85 : 379 - 394
[14] Sensitivity Analysis of Microwave Circuits Using Parameterized Model Order Reduction Techniques
Ahmadloo, Majid
Dounavis, Anestis
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (11): : 1795 - 1805
[15] Fast statistical analysis of nonlinear analog circuits using model order reduction
Aridhi, Henda
Zaki, Mohamed H.
Tahar, Sofiene
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2015, 85 (03) : 379 - 394
[16] Electromigration Analysis of VLSI Circuits Using the Finite Element Method
Thiele, Matthias
Bigalke, Steve
Lienig, Jens
VLSI-SOC: OPPORTUNITIES AND CHALLENGES BEYOND THE INTERNET OF THINGS, 2019, 500 : 133 - 152
[17] Model reduction of parasitic coupling networks of mixed-signal VLSI circuits
Ludwig, Stefan
Mathis, Wolfgang
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2011, 30 (04) : 1363 - 1375
[18] Parameterized Model Order Reduction of Delayed PEEC Circuits
Lombardi, Luigi
Tao, Ye
Nouri, Behzad
Ferranti, Francesco
Antonini, Giulio
Nakhla, Michel S.
IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2020, 62 (03) : 859 - 869
[19] Model Order Reduction for Stochastic Expansions of Electric Circuits
Pulch, Roland
SCIENTIFIC COMPUTING IN ELECTRICAL ENGINEERING (SCEE 2014), 2016, 23 : 223 - 231
[20] Macromodeling of Electronic Circuits Based on Model Order Reduction
Dolinina, Anastasiya
PROCEEDINGS OF THE 2015 IEEE NORTH WEST RUSSIA SECTION YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING CONFERENCE (2015 ELCONRUSNW), 2015, : 165 - 169

← 1 2 3 4 5 →