Stable model order reduction method using Kautz functions:: application to VLSI circuits

被引：0

作者：

Telescu, Mihai ^{[1
]}

Brehonnet, Pascale ^{[1
]}

Tanguy, Noel ^{[1
]}

Vilbe, Pierre ^{[1
]}

机构：

[1] CNRS, LEST, UMR 6165, F-29238 Brest 3, France

来源：

2007 IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS | 2007年

关键词：

D O I：

10.1109/SPI.2007.4512216

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In previous papers we presented MOR (Model Order Reduction) methods based on the construction of a Gram matrix subsequent to a decomposition in Laguerre series. In this paper we propose an alternative solution using Kautz series, more adequate for modeling poorly damped systems.

引用

页码：81 / 84

页数：4

共 50 条

[1] Stable Model-Order Reduction of Active Circuits
Nouri, Behzad
Nakhla, Michel S.
Deng, Xu
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2017, 7 (05): : 710 - 719
[2] On approximation of stable linear dynamical systems using Laguerre and Kautz functions
Wahlberg, B
Makila, PM
AUTOMATICA, 1996, 32 (05) : 693 - 708
[3] Stable Parallelizable Model Order Reduction for Circuits With Frequency-Dependent Elements
Mei, Shizhong
Ismail, Yehea I.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (06) : 1214 - 1220
[4] Model order reduction of large circuits using balanced truncation
Rabiei, P
Pedram, M
PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 237 - 240
[5] Nonlinear model order reduction using remainder functions
Martinez, Jose A.
Levitan, Steven P.
Chiarulli, Donald M.
2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 279 - +
[6] Power distribution-analysis of VLSI interconnects using model order reduction
Shin, Y
Sakurai, T
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (06) : 739 - 745
[7] Towards Improving Simulation of Analog Circuits using Model Order Reduction
Aridhi, Henda
Zaki, Mohamed H.
Tahar, Sofiene
DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2012), 2012, : 1337 - 1342
[8] Projection Method for Order Reduction of Analog Circuits
Iordache, Mihai
Dumitriu, Lucia
Ilie, Andrei
PROCEEDINGS OF THE 12TH WSEAS INTERNATIONAL CONFERENCE ON CIRCUITS: NEW ASPECTS OF CIRCUITS, 2008, : 49 - +
[9] Model Order Reduction of Power Electronic Circuits
Khan, Hadhiq
Bazaz, Mohammad Abid
Nahvi, Shahkar Ahmad
2017 6TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN ELECTRICAL ENGINEERING - RECENT ADVANCES (CERA), 2017, : 450 - 455
[10] A frequency domain approach for efficient model reduction of mixed VLSI circuits
Amghayrir, A
Bréhonnet, P
Tanguy, N
Vilbé, P
Calvez, LC
Huret, F
SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2004, : 171 - 174

← 1 2 3 4 5 →