Analysis of the Petri net model of parallel manufacturing processes with shared resources

被引:27
作者
Ahmad, Farooq [1 ]
Huang, Hejiao [2 ]
Wang, Xiaolong [2 ]
机构
[1] Univ Cent Punjab, Fac Informat Technol, Lahore, Pakistan
[2] Harbin Inst Technol Shenzhen Grad Sch, Dept Comp Sci, Shenzhen 518055, Peoples R China
关键词
Petri net; Reduced reachability graph; Transition vectors; Parallel manufacturing processes; DEADLOCK CONTROL; REDUCTION; SIPHONS; SYSTEMS;
D O I
10.1016/j.ins.2011.07.034
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A method of analysis for a class of Petri nets (PNs) called parallel process net with resources (PPNRs) is presented in this paper. The proposed analysis method is based on reduced reachability graph (RRG) of PPNRs to verify the correspondence between required specification of manufacturing system and its PN representation. In order to reduce the reachability graph (RG), a new technique is proposed which incorporates the transition vectors (TVs) to determine all the enabled transitions at a given state of system and to recognize them as dependent or independent. An algorithm, based on the idea of simultaneous execution of concurrently enabled independent transitions, is developed to reduce the RG and its analysis is also performed. Moreover, relationship between the reduction of RG and parallel structure in the PN model is discovered. The proposed technique replaces the RG by a structure which directly depicts concurrent execution and does not show the irrelevant states by presenting the concurrent behavior of system in the reduced state space. The analysis of PPNRs based on RRG generated by proposed method is also presented and demonstrated by a practical example. (C) 2011 Elsevier Inc. All rights reserved.
引用
收藏
页码:5249 / 5266
页数:18
相关论文
共 41 条
[1]  
Ahmad F., 2009, THESIS HARBIN I TECH
[2]   Petri net modeling and deadlock analysis of parallel manufacturing processes with shared-resources [J].
Ahmad, Farooq ;
Huang, Hejiao ;
Wang, Xiao-Long .
JOURNAL OF SYSTEMS AND SOFTWARE, 2010, 83 (04) :675-688
[3]  
[Anonymous], 1996, LNCS, DOI DOI 10.1007/3-540-60761-7
[4]   GENERATING BASIS SIPHONS AND TRAPS OF PETRI NETS USING THE SIGN INCIDENCE MATRIX [J].
BOER, ER ;
MURATA, T .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1994, 41 (04) :266-271
[5]  
Capra L, 2005, Seventh International Symposium on Symbolic and Numeric Algorithms for Scientific Computing, Proceedings, P231
[6]  
Ceska M, 2003, LECT NOTES COMPUT SC, V2809, P265
[7]  
Cheng Y.C., 2009, INFORM SCI, V180, P995
[8]   Deadlock analysis of Petri nets using siphons and mathematical programming [J].
Chu, F ;
Xie, XL .
IEEE TRANSACTIONS ON ROBOTICS AND AUTOMATION, 1997, 13 (06) :793-804
[9]   State space reduction using partial order techniques [J].
Clarke E.M. ;
Grumberg O. ;
Minea M. ;
Peled D. .
International Journal on Software Tools for Technology Transfer, 1999, 2 (3) :279-287
[10]  
Cordone R, 2003, 42ND IEEE CONFERENCE ON DECISION AND CONTROL, VOLS 1-6, PROCEEDINGS, P3754