A Low-Voltage 6T Dual-Port Configured SRAM with Wordline Boost in 28 nm FD-SOI

被引：0
|
作者：
Nouripayam, Masoud [1 ]
Rodrigues, Joachim [1 ]
Luo, Xiao [2 ]
Johansson, Tom [2 ]
Mohammadi, Babak [2 ]
机构：
[1] Lund Univ, Dept Elect & Informat Technol, S-22100 Lund, Sweden
[2] Xenergic AB, Scheelevagen 15, S-22370 Lund, Sweden
来源：
ESSCIRC 2021 - IEEE 47TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE (ESSCIRC) | 2021年
基金：
欧盟地平线“2020”;
关键词：
SRAM; dual-port; boost-assist; low-voltage; low-power; 6T bitcell; single-ended read;
D O I：
10.1109/ESSCIRC53450.2021.9567785
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 32 Kb dual-port low-voltage SRAM in 28 nm FD-SOI, featuring foundry supplied high-density 6T bitcells, is presented. Dual-port configurability is realized by a unique dual-rail architecture, utilizing boost techniques that guarantee reliable operation in low-voltage. The area cost of the array is 62% lower, compared to widely used 8T two-port or dual-port SRAM arrays. The SRAM reliably operates in the low-voltage regime, and an access rate of 1 MHz is measured at V-MIN of 0.29 V. The highest energy efficiency of 135U/bit-access is obtained at 80 MHz access rate, at a V-DD of 0.54 V.
引用
收藏
页码：459 / 462
页数：4
相关论文
共 50 条
  • [41] A 64 kb Differential Single-Port 12T SRAM Design With a Bit-Interleaving Scheme for Low-Voltage Operation in 32 nm SOI CMOS
    Ataei, Samira
    Stine, James E.
    Guthaus, Matthew R.
    PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 499 - 506
  • [42] A novel two-port 6T CMOS SRAM cell structure for low-voltage VLSI SRAM with single-bit-line simultaneous read-and-write access (SBLSRWA) capability
    Wang, BT
    Kuo, JB
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 733 - 736
  • [43] Multiple-Pulse Dynamic Stability and Failure Analysis of Low-Voltage 6T-SRAM Bitcells in 28nm UTBB-FDSOI
    Akyel, Kaya Can
    Ciampolini, Lorenzo
    Thomas, Olivier
    Pelloux-Prayer, Bertrand
    Kumar, Shishir
    Flatresse, Philippe
    Lecocq, Christophe
    Ghibaudo, Gerard
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 1452 - 1455
  • [44] A wideband sub-6GHz continuously tunable gm-boosted CG Low Noise Amplifier in 28 nm FD-SOI CMOS technology
    Bouchoucha, M. Khalil
    Barragan, Manuel J.
    Cathelin, Andreia
    Bourdel, Sylvain
    IEEE 49TH EUROPEAN SOLID STATE CIRCUITS CONFERENCE, ESSCIRC 2023, 2023, : 381 - 384
  • [45] Low-voltage 6T FinFET SRAM cell with high SNM using HfSiON/TiN gate stack, fin widths down to 10nm and 30nm gate length
    Collaert, N.
    von Arnim, K.
    Rooyackers, R.
    Vandeweyer, T.
    Mercha, A.
    Parvais, B.
    Witters, L.
    Nackaerts, A.
    Sanchez, E. Altamirano
    Demand, A.
    Hikavyy, A.
    Demuynck, S.
    Devriendt, K.
    Bauer, F.
    Ferain, I.
    Veloso, A.
    De Meyer, K.
    Biesemans, S.
    Jurczak, M.
    2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 59 - +
  • [46] 1T1C Ultra low power relative Thermal-Voltage sensor in 28nm UTBB FD-SOI CMOS technology for standard, spatial and quantum applications
    Galy, Ph.
    Lethiecq, R.
    Bawedin, M.
    17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,
  • [47] A 270-mV 6T SRAM Using Row-Based Dual-Phase VDD Control in 28-nm CMOS
    Lu, Chen-Hsuan
    Hsu, Ying-Tuan
    Wu, Bing-Chen
    Liu, Tsung-Te
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 67 (12) : 4774 - 4783
  • [48] A 3 GHz Dual Core Processor ARM CortexTM-A9 in 28 nm UTBB FD-SOI CMOS With Ultra-Wide Voltage Range and Energy Efficiency Optimization
    Jacquet, David
    Hasbani, Frederic
    Flatresse, Philippe
    Wilson, Robin
    Arnaud, Franck
    Cesana, Giorgio
    Di Gilio, Thierry
    Lecocq, Christophe
    Roy, Tanmoy
    Chhabra, Amit
    Grover, Chiranjeev
    Minez, Olivier
    Uginet, Jacky
    Durieu, Guy
    Adobati, Cyril
    Casalotto, Davide
    Nyer, Frederic
    Menut, Patrick
    Cathelin, Andreia
    Vongsavady, Indavong
    Magarshack, Philippe
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (04) : 812 - 826
  • [49] A 0.8V VMIN Ultra-Low Leakage High Density 6T SRAM in 40nm CMOS Technology using RepeatedPulse Wordline Suppression Scheme
    Kumar, Ashish
    Alam, Mohammad Aftab
    Visweswaran, G. S.
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 547 - 548
  • [50] A Compact Low-Power 28-nm FD-SOI CMOS 76-81 GHz Dual-Path Receiver With Phase Control for Automotive Applications
    Le Ravallec, Antoine
    Goncalves, Joao Carlos Azevedo
    Nowakowski, Jean-Francois Jozef
    Vincent, Loic
    Duchamp, Jean-Marc
    Garcia, Patrice
    Benech, Philippe
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2024, 72 (07) : 4092 - 4102
12345