Scaling analysis of interconnectivity and crosstalk in VLSI circuits

被引：1
|
作者：
Zheng, LR [1 ]
Tenhunnen, H [1 ]
机构：
[1] Royal Inst Technol, Dept Elect, Elect Syst Design Lab, S-16440 Stockholm, Sweden
来源：
ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING | 1998年
关键词：
D O I：
10.1109/EPEP.1998.733905
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper analyses the interconnectivity and crosstalk of submicron wires used for VLSI interconnects. The maximum interconnectivity is optimized under some fundamental constraints such as wire geometries and crosstalk etc.
引用
收藏
页码：124 / 127
页数：4
相关论文
共 50 条
  • [1] AN APPROACH TO THE ANALYSIS AND DETECTION OF CROSSTALK FAULTS IN DIGITAL VLSI CIRCUITS
    RUBIO, A
    ITAZAKI, N
    XU, XO
    KINOSHITA, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1994, 13 (03) : 387 - 395
  • [2] Test generation in VLSI circuits for crosstalk noise
    Chen, WY
    Gupta, SK
    Breuer, MA
    INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS, 1998, : 641 - 650
  • [3] Test generation for crosstalk effects in VLSI circuits
    Lee, KT
    Nordquist, C
    Abraham, JA
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 628 - 631
  • [4] Testability analysis for crosstalk faults in VLSI circuits by using binary decision diagrams
    Pan, Zhongliang
    Chen, Ling
    SIXTH INTERNATIONAL CONFERENCE ON ELECTRONICS AND INFORMATION ENGINEERING, 2015, 9794
  • [5] AN APPROACH TO CROSSTALK EFFECT ANALYSIS AND AVOIDANCE TECHNIQUES IN DIGITAL CMOS VLSI CIRCUITS
    ANGLADA, R
    RUBIO, A
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 65 (01) : 9 - 17
  • [6] Analytical models for crosstalk excitation and propagation in VLSI circuits
    Chen, WY
    Gupta, SK
    Breuer, MA
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (10) : 1117 - 1131
  • [7] Crosstalk Reduction by Voltage Scaling in Global VLSI Interconnects
    Kaushik, B. K.
    Sarkar, S.
    Agarwal, R. P.
    Joshi, R. C.
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2007, 2 (03): : 199 - 221
  • [8] Approach for measuring crosstalk interference in CMOS VLSI circuits
    Sainz, J.A.
    Aguado, L.A.
    Roca, M.
    Aledo, A.
    Maiz, J.A.
    Informacion Tecnologica, 2000, 11 (02): : 159 - 166
  • [9] Analysis and minimization of crosstalk noise in copper interconnects for high-speed VLSI circuits
    Rajendra Naik Bhukya
    Raju Mudavath
    CSI Transactions on ICT, 2019, 7 (2) : 81 - 86
  • [10] A novel analytical model for evaluation of substrate crosstalk in VLSI circuits
    Masoumi, N
    Elmasry, MI
    Safavi-Naeini, S
    Hadi, H
    FIRST IEEE INTERNATION WORKSHOP ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2002, : 355 - 359
12345