Parallel algorithm for hardware implementation of inverse halftoning

被引:0
|
作者
Siddiqi, UF [1 ]
Sait, SM [1 ]
Farooqui, AA [1 ]
机构
[1] King Fahd Univ Petr & Minerals, Dept Comp Engn, Dhahran 31261, Saudi Arabia
关键词
D O I
10.1109/ISCAS.2005.1465103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A Parallel algorithm and its hardware implementation of Inverse Halftone operation is proposed in this paper. The algorithm is based on Lookup Tables from which the inverse halftone value of a pixel is directly determined using a pattern of pixels. A method has been developed that allows accessing more than one value from the lookup table at any time. The lookup table is divided into smaller lookup tables, such that each pattern selected at any time goes to a separate smaller lookup table. The 15-pixel parallel version of the algorithm was tested on sample images and a simple and effective method has been used to overcome quality degradation due to pixel loss in the proposed algorithm. It can provide at least 4 times decrease in lookup table size when compared with serial lookup table method implemented multiple times for same number of pixels.
引用
收藏
页码:2377 / 2380
页数:4
相关论文
共 50 条
  • [21] Parallel Implementation of the Sherman-Morrison Matrix Inverse Algorithm
    He, Xin
    Holm, Marcus
    Neytcheva, Maya
    APPLIED PARALLEL AND SCIENTIFIC COMPUTING (PARA 2012), 2013, 7782 : 206 - 219
  • [22] AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    BOURBAKIS, NG
    JANG, W
    MICROPROCESSING AND MICROPROGRAMMING, 1988, 23 (1-5): : 115 - 121
  • [23] Auto implementation of parallel hardware architecture for Aho-Corasick algorithm
    M. Najam-ul-Islam
    Fatima Tu Zahra
    Atif Raza Jafri
    Roman Shah
    Masood ul Hassan
    Muhammad Rashid
    Design Automation for Embedded Systems, 2022, 26 : 29 - 53
  • [24] Parallel hardware implementation of the brain storm optimization algorithm using FPGAs
    Hassanein, Ahmed
    El-Abd, Mohammed
    Damaj, Issam
    Rehman, Haseeb Ur
    MICROPROCESSORS AND MICROSYSTEMS, 2020, 74
  • [25] Design and implementation for static Huffman encoding hardware with parallel shifting algorithm
    Lee, T
    Park, J
    2003 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORD, VOLS 1-5, 2004, : 1314 - 1318
  • [26] Auto implementation of parallel hardware architecture for Aho-Corasick algorithm
    Najam-ul-Islam, M.
    Zahra, Fatima Tu
    Jafri, Atif Raza
    Shah, Roman
    ul Hassan, Masood
    Rashid, Muhammad
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2022, 26 (01) : 29 - 53
  • [27] An Improved Parallel Singular Value Algorithm and Its Implementation for Multicore Hardware
    Haidar, Azzam
    Kurzak, Jakub
    Luszczek, Piotr
    2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [28] New methods for digital halftoning and inverse halftoning
    Mese, M
    Vaidyanathan, PP
    COLOR IMAGING: DEVICE-INDEPENDENT COLOR, COLOR HARDCOPY, AND APPLICATIONS VII, 2002, 4663 : 278 - 292
  • [29] A Multibit Left-Shift Modular Inverse Hardware Algorithm and its Implementation
    Lu, Jinpeng
    Li, Shuguo
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [30] Inverse Halftoning Algorithm Based on SLIC Superpixels and DBSCAN Clustering
    Zhang, Fan
    Li, Zhenzhen
    Qu, Xingxing
    Zhang, Xinhong
    INTELLIGENT COMPUTING METHODOLOGIES, ICIC 2018, PT III, 2018, 10956 : 466 - 471