Bandwidth extension of low noise fractional-N synthesizers

被引:0
作者
Meninger, SE [1 ]
Perrott, MH [1 ]
机构
[1] MIT, Cambridge, MA 02139 USA
来源
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS | 2005年
关键词
frequency synthesis; fractional-N; phase noise; sigma-delta; jitter;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper examines issues with extending the bandwidth of fractional-N synthesizers. Quantization noise is shown to be the limiting factor in state-of-the-art fractional-N synthesis. A re-framing of the noise model used to analyze synthesizer phase noise leads directly to a methodology to enable high bandwidth synthesis. We present measured results from a synthesizer based on the proposed methodology that demonstrates > 25dB broadband phase noise reduction compared to a state-of-the-art Sigma Delta synthesizer. Finally, we draw conclusions about the future direction of fractional-N synthesis.
引用
收藏
页码:211 / 214
页数:4
相关论文
共 9 条
[1]  
[Anonymous], FREQUENCY SYNTHESIS
[2]  
BOGDAN R, 2005, 2005 IEEE ISSCC FEB, P316
[3]  
DUFOUR Y, 2000, Patent No. 6130561
[4]   A fractional-N frequency synthesizer architecture utilizing a mismatch compensated PFD/DAC structure for reduced quantization-induced phase noise [J].
Meninger, SE ;
Perrott, MH .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (11) :839-849
[5]  
Norsworthy StevenR., 1997, Delta-Sigma Data Converters: Theory, Design, and Simulation
[6]   A wideband 2.4-GHz delta-sigma fractional-N PLL with 1-MB/s in-loop modulation [J].
Pamarti, S ;
Jansson, L ;
Galton, I .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (01) :49-62
[7]   A modeling approach for Σ-Δ fractional-N frequency synthesizers allowing straightforward noise analysis [J].
Perrott, MH ;
Trott, MD ;
Sodini, CG .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (08) :1028-1038
[8]   DELTA-SIGMA-MODULATION IN FRACTIONAL-N FREQUENCY-SYNTHESIS [J].
RILEY, TAD ;
COPELAND, MA ;
KWASNIEWSKI, TA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (05) :553-559
[9]   A 700-kHz bandwidth ΣΔ fractional synthesizer with spurs compensation and linearization techniques for WCDMA applications [J].
Temporiti, E ;
Albasini, G ;
Bietti, I ;
Castello, R ;
Colombo, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) :1446-1454