Simulation research on wafer warpage and internal stress in the First Passivation process of eSiFO package

被引:0
作者
Yuan, Shichao [1 ]
Yu, Huiping [1 ]
Xiang, Min [2 ]
Cai, Anwen [1 ]
Yu, Daquan [2 ]
Qin, Fei [1 ]
机构
[1] Beijing Univ Technol, Inst Elect Packaging Technol & Reliabil, Beijing, Peoples R China
[2] Huatian Technol Kunshan Elect Co Ltd, Kunshan, Peoples R China
来源
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2018年
基金
中国国家自然科学基金;
关键词
Warpage; thermal stress; numerical simulation; Taguchi orthogonal experiment; optimization of process parameters;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the electronics packaging process, warpage and thermal stress are two important causes which lead to packaging failure. In this paper, ABAQUS is used to perform three-dimensional numerical simulation of eSiFo packaging products from the thermodynamic point of view. The effects of different structural parameters on wafer warpage and thermal stress in electronic packages are simulated. In the simulation part, single factor analysis, Taguchi orthogonal experiment design and finite element analysis are combined to obtain the optimized process parameters and perform simulation analysis. The result shows that the structural parameter that has the greatest influence on the von Mises stress value of the wafer is the window size. And the structural parameter that has the greatest influence on the wafer warpage is the Die thickness. The thickness of the adhesive layer and the thickness of the passivation layer have a relatively small effect on the von Mises stress and the warpage value of the wafer. Under the optimized process parameters, the maximum von Mises stress and the maximum warpage value are much smaller than the initial process.
引用
收藏
页码:990 / 994
页数:5
相关论文
共 10 条
[1]   An RDL UBM Structural Design for Solving Ultralow-K Delamination Problem of Cu Pillar Bump Flip Chip BGA Packaging [J].
Chen, K. M. ;
Wu, C. Y. ;
Wang, C. H. ;
Cheng, H. C. ;
Huang, N. C. .
JOURNAL OF ELECTRONIC MATERIALS, 2014, 43 (11) :4229-4240
[2]  
Jin Y., 2012, Patent No. [US 8119454 B2, 8119454]
[3]  
Lee SW, 2012, 2012 IEEE 62ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), P1613, DOI 10.1109/ECTC.2012.6249052
[4]  
Liu FY, 2014, 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), P214, DOI 10.1109/ICEPT.2014.6922639
[5]   Thermo-mechanical analysis of TSV and solder interconnects for different Cu pillar bump types [J].
Park, SeMin ;
Bang, HanSur ;
Bang, HeeSeon ;
You, JaeSun .
MICROELECTRONIC ENGINEERING, 2012, 99 :38-42
[6]  
Takahashi Y., 2012, T JAPAN I ELECT PACK, V5, P122
[7]  
Tom Tang, 2016, 2016 IEEE 66 EL COMP, P944
[8]  
Yu Daquan, Chinese Patent, Patent No. [201510486674.1, 201510486674]
[9]  
Zhu C., 2014, 15 INT C EL PACK TEC
[10]  
Zhu CS, 2014, ELEC COMP C, P815, DOI 10.1109/ECTC.2014.6897379