Coupled Thermo-Mechanical Analysis of 3D ICs Based on an Equivalent Modeling Methodology With Sub-Modeling

被引:14
作者
Cheng, Zhiqiang [1 ]
Ding, Yingtao [1 ]
Zhang, Ziyue [1 ]
Zhou, Mingrui [1 ]
Chen, Zhiming [1 ]
机构
[1] Beijing Inst Technol, Sch Informat & Elect, Beijing 100081, Peoples R China
基金
中国国家自然科学基金;
关键词
Three-dimensional integrated circuits; coupled thermo-mechanical analysis; equivalent homogenization modeling; sub-modeling technique; through-silicon-via; THROUGH-SILICON; RELIABILITY;
D O I
10.1109/ACCESS.2020.2966789
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The coupled thermo-mechanical field analysis of three-dimensional (3D) stacked integrated circuits (ICs) is evaluated by an efficient and accurate simulation strategy that combines equivalent homogenization modeling methodology and sub-modeling technique. The thermal field is first investigated using the proposed approach, and based on which the structural field is also examined through the calculation of warpage. The utilization of sub-modeling method reveals the local temperature and warpage distributions, which is lost or ignored by the conventional homogenization method. To validate the proposed method, the simulation results of a five-layer stacked integrated circuits are compared against true 3D results of the detailed model, where the maximum deviation for temperature and warpage is as low as 1.62% and 4.89%, respectively, which are greatly improved compared to 8.23% and 7.83% using traditional homogenization method. In addition, the total computation time is reduced by 76.7% in contrast to true 3D finite element analysis (FEA) simulation. Furthermore, the impacts of through-silicon-via (TSV) geometries, underfill and mu-bump parameters on the temperature and warpage distributions are also studied to guide the design of 3D ICs with high performance and reliability.
引用
收藏
页码:14146 / 14154
页数:9
相关论文
共 34 条
[1]   Computational Modeling of Hot-Spot Identification and Control in 3-D Stacked Chips with Integrated Cooling [J].
Alfieri, Fabio ;
Gianini, Sacha ;
Tiwari, Manish K. ;
Brunschwiler, Thomas ;
Michel, Bruno ;
Poulikakos, Dimos .
NUMERICAL HEAT TRANSFER PART A-APPLICATIONS, 2014, 65 (03) :201-215
[2]  
ANSYS, ANSYS Mechanical APDL Advanced Analysis Guide: SubModeling
[3]  
Azar K., 1991, 1991 Proceedings, Seventh Annual IEEE Semiconductor Thermal Measurement and Management Symposium (Cat. No.91CH2972-8), P23, DOI 10.1109/STHERM.1991.152907
[4]  
Che FX, 2011, ELEC COMP C, P1196, DOI 10.1109/ECTC.2011.5898662
[5]   Development of Wafer-Level Warpage and Stress Modeling Methodology and Its Application in Process Optimization for TSV Wafers [J].
Che, Faxing ;
Li, Hongyu Y. ;
Zhang, Xiaowu ;
Gao, Shan ;
Teo, Kenghwa H. .
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (06) :944-955
[6]   An effective methodology for thermal characterization of electronic packaging [J].
Chen, WH ;
Cheng, HC ;
Shen, HA .
IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2003, 26 (01) :222-232
[7]  
Chen ZH, 2010, 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), P102, DOI 10.1109/ICEPT.2010.5582479
[8]   Heat dissipation assessment of through silicon via (TSV)-based 3D IC packaging for CMOS image sensing [J].
Cheng, Hsien-Chie ;
Huang, Tzu-Chin ;
Hwang, Po-Wen ;
Chen, Wen-Hwa .
MICROELECTRONICS RELIABILITY, 2016, 59 :84-94
[9]  
Das S., 2004, THESIS
[10]   2.5-Dimensional VLSI system integration [J].
Deng, YD ;
Maly, WP .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (06) :668-677