Thermal and Electrical Reliability Tests of Air-Gap Through-Silicon Vias

被引:10
作者
Huang, Cui [1 ,2 ]
Liu, Ran [3 ]
Wang, Zheyao [1 ,2 ,4 ]
机构
[1] Tsinghua Univ, Inst Microelect, Beijing 100084, Peoples R China
[2] Tsinghua Univ, Tsinghua Natl Lab Informat Sci & Technol, Beijing 100084, Peoples R China
[3] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China
[4] Innovat Ctr MicroNanoelect & Integrated Syst, Beijing 1000871, Peoples R China
关键词
Capacitance; dielectric breakdown; leakage current; resistance; three-dimensional (3-D) integration; DEPENDENT DIELECTRIC-BREAKDOWN; 3-D; MODEL; CAPACITANCE; STRESS; IMPACT; TSVS;
D O I
10.1109/TDMR.2014.2386322
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Through-silicon vias (TSVs) with air gaps as the isolators have been developed to reduce the TSV capacitance and to solve the reliability problems associated with thermomechanical stresses. This paper reports the reliability assessment of the air-gap TSVs by measuring the C-V, I-V, and resistance of the TSVs in terms of thermal and electrical stresses with a focus on thermal shock, temperature variations, and voltage ramps. Thermal shock tests are performed to evaluate the insulation capability and the thermomechanical stability of the air gaps. Temperature variations are implemented to investigate the influences of high temperatures on the electrical characteristics of the air-gap TSVs. Voltage ramp tests are carried out, and the time-dependent dielectric breakdown is obtained to evaluate the integrity of the air gaps and the intrinsic barrier capability. The preliminary results show that the air-gap TSVs have good thermal stability, excellent dielectric property, and satisfactory structure and barrier stability.
引用
收藏
页码:90 / 100
页数:11
相关论文
共 61 条
  • [1] [Anonymous], IITC BURL CA JUN
  • [2] [Anonymous], P IEEE INT REL PHYS
  • [3] [Anonymous], 2010, P IEEE INT C 3D SYST
  • [4] [Anonymous], 1967, PHYS TECHNOLOGY SEMI
  • [5] Berman A., 1981, P IEEE RELIABILITY P, P204
  • [6] Process Solutions and Polymer Materials for 3D-WLP Through Silicon Via Filling
    Bouchoucha, M.
    Chausse, P.
    Henry, D.
    Sillon, N.
    [J]. 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1696 - 1698
  • [7] Three-dimensional integration in microelectronics: Motivation, processing, and thermomechanical modeling
    Cale, Timothy S.
    Lu, Jian-Qiang
    Gutmann, Ronald J.
    [J]. CHEMICAL ENGINEERING COMMUNICATIONS, 2008, 195 (08) : 847 - 888
  • [8] Through Silicon Via Reliability
    Cassidy, Cathal
    Kraft, Jochen
    Carniello, Sara
    Roger, Frederic
    Ceric, Hajdin
    Singulani, Anderson Pires
    Langer, Erasmus
    Schrank, Franz
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 285 - 295
  • [9] Polymer filling of medium density Through Silicon Via for 3D-Packaging
    Chausse, P.
    Bouchoucha, M.
    Henry, D.
    Sillon, N.
    Chapelon, L. L.
    [J]. 2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 790 - +
  • [10] Structure Design Optimization and Reliability Analysis on a Pyramidal-Shape Three-Die-Stacked Package With Through-Silicon Via
    Che, F. X.
    Lim, Sharon P. S.
    Chai, T. C.
    Zhang, Xiaowu
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2012, 12 (02) : 201 - 208