Numerical and Experimental Study of Fan-out Wafer Level Package Strength

被引:1
|
作者
Xu, Cheng [1 ]
Zhong, Z. W. [1 ]
Choi, W. K. [2 ]
机构
[1] Nanyang Technol Univ, Sch Mech & Aerosp Engn, Singapore, Singapore
[2] JCET STATS ChipPAC Pte Ltd, Singapore, Singapore
关键词
fan-out wafer level package; package strength; three-point bending test; finite element method; SILICON DIE STRENGTH; FRACTURE; TESTS;
D O I
10.1109/ECTC.2017.152
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Fan-out wafer level packaging technology becomes more attractive and popular in the semiconductor packaging industry. The fan-out wafer level package (FOWLP) has the feature of integrating various devices in a tiny form factor. Since the FOWLP size is compact and small, its package strength is critical to its reliability. In this work, the three-point bending test method and finite element method was used to evaluate the FOWLP strength. Two different structural FOWLP were built, and their numerical models were created. The results showed that the FOWLP experiment and simulation flexure strength results matched each other in the lower failure possibility area closely. However, the simulation results under-estimated the FOWLP failure possibility to compare with the experiment results in the upper failure possibility area.
引用
收藏
页码:2187 / 2192
页数:6
相关论文
共 50 条
  • [1] Evaluation of fan-out wafer level package strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    MICROELECTRONICS INTERNATIONAL, 2019, 36 (02) : 54 - 61
  • [2] Thermal Effect on Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 700 - 703
  • [3] Thermal Test Effect on Fan-out Wafer Level Package Strength
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 12TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2017, : 271 - 274
  • [4] Fan-out Wafer Level Package for Memory Applications
    Son, Ho-Young
    Sung, Ki-Jun
    Choi, Bok-Kyu
    Kim, Jong-Hoon
    Lee, Kangwook
    IEEE 72ND ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2022), 2022, : 1349 - 1354
  • [5] Development of Advanced Fan-out Wafer Level Package
    Jin, Yonggang
    Teysseyre, Jerome
    Liu, Anandan Ramasamy Yun
    Huang, Bing Hong
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2013 (CSTIC 2013), 2013, 52 (01): : 699 - 708
  • [6] EFFECT OF HIGH TEMPERATURE STORAGE ON FAN-OUT WAFER LEVEL PACKAGE STRENGTH
    Xu, Cheng
    Zhong, Z. W.
    Choi, W. K.
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [7] Fan-Out Wafer Level Chip Scale Package Testing
    Chen, Hao
    Lin, Hung-Chih
    Wang, Min-Jer
    2017 INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA), 2017, : 84 - 89
  • [8] Latest material technologies for Fan-Out Wafer Level Package
    Watanabe, Itaru
    Kouda, Masaya
    Makihara, Koji
    Shinozaki, Hiroki
    2017 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC 2017), 2017,
  • [9] Through Mold Interconnects for Fan-out Wafer Level Package
    Ho, Soon Wee
    Wai, Leong Ching
    Sek, Soon Ann
    Cereno, Daniel Ismael
    Lau, Boon Long
    Hsiao, Hsiang-Yao
    Chai, Tai Chong
    Rao, Vempati Srinivasa
    PROCEEDINGS OF THE 2016 IEEE 18TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2016, : 51 - 56
  • [10] Comprehensive Design and Analysis of Fan-Out Wafer Level Package
    Zhang, Xiaowu
    Jong, Ming Chinq
    Bu, Lin
    Lau, Boon Long
    Boon, Simon Lim Siak
    Siang, Sharon Lim Pei
    Han, Yong
    Liu, Songlin
    Wang, Xiaobai
    Andriani, Yosephine
    2019 IEEE 21ST ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2019, : 107 - 110