A Review of Super Junction LDMOS

被引:8
作者
Hu, Chen [1 ]
Li, Ming [1 ]
He, Xiaoying [1 ]
Sun, Weifeng [1 ]
机构
[1] Southeast Univ, Natl ASIC Syst Engn Res Ctr, Nanjing 210096, Jiangsu, Peoples R China
关键词
Breakdown voltage; Bulk silicon; Lateral double-diffused MOSFET; Silicon on insulator; Silicon on sapphire; Specific on-resistance; Substrate assisted depletion; Super junction;
D O I
10.4103/0256-4602.83553
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Super Junction Lateral Double-diffused MOSFET (SJ-LDMOS) is one of the important attractive devices in high-voltage integrated circuit and power integrated circuit. However, the SJ-LDMOS is generally implemented on a low-resistance substrate, which always suffers from substrate-assisted depletion (SAD) effect, which thus degrades the performance of devices. A number of literatures have been published to solve the SAD effect and improve performance. This review summarizes the developments made in SJ-LDMOS based on bulk silicon, silicon on insulator, and silicon on sapphire in the last 10 years. Finally, the future work what researchers can do on the SJ-LDMOS also has been proposed.
引用
收藏
页码:327 / 335
页数:9
相关论文
共 38 条
[1]  
Amberetu MA, 2002, PROCEEDINGS OF THE 14TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, P101
[2]  
Appels J. A., 1979, IEDM, P238, DOI DOI 10.1109/IEDM.1979.189589
[3]  
Chen W., 2006, SIXIANG, P251, DOI 10.1109/ICSICT.2006.306176
[4]  
Chen Wanjun, 2006, SJ LDMOS HIGH BREAKD, P849
[5]  
CHEN XB, 1993, Patent No. 5216275
[6]   An Enabling Device Technology for Future Superjunction Power Integrated Circuits [J].
Chen, Yu ;
Liang, Yung C. ;
Samudra, Ganesh S. ;
Buddharaju, Kavitha D. ;
Feng, Hanhua .
2008 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-10, 2008, :3713-+
[7]   Superjunction power LDMOS on partial SOI platform [J].
Chen, Yu ;
Buddharaju, Kavitha D. ;
Liang, Yung C. ;
Samudra, Ganesh S. ;
Feng, Han Hua .
PROCEEDINGS OF THE 19TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES AND ICS, 2007, :177-+
[8]  
Coe D. J., 1988, US Patent, Patent No. 4754310
[9]   A new generation of high voltage MOSFETs breaks the limit line of silicon [J].
Deboy, G ;
März, M ;
Stengl, JP ;
Strack, H ;
Tihanyi, J ;
Weber, H .
INTERNATIONAL ELECTRON DEVICES MEETING 1998 - TECHNICAL DIGEST, 1998, :683-685
[10]  
Duan B, 2006, POW EL CONTR C IPEMC, P1