Low Power 14T Hybrid Full Adder Cell

被引：0

作者：

Sugandha, Chauhan ^{[1
]}

Tripti, Sharma ^{[1
]}

机构：

[1] Chandigarh Univ Gharuan, Dept Elect & Commun Engn, Mohali, Punjab, India

来源：

PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON FRONTIERS IN INTELLIGENT COMPUTING: THEORY AND APPLICATIONS, (FICTA 2016), VOL 2 | 2017年 / 516卷

关键词：

Power consumption; Delay; Parasitic capacitance; Area; Power-delay product; CMOS; DESIGN; LOGIC;

D O I：

10.1007/978-981-10-3156-4_15

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

The performance of the adder entirely influenced by the performance of its basic modules. In this paper, a new hybrid 1-bit 14 transistor full adder design is proposed. The proposed circuit has been implemented using pass gate as well as CMOS logic hence named hybrid. The main design objective for this circuit is low power consumption and full voltage swing at a low supply voltage. As a result the proposed adder cell remarkably improves the power consumption, power-delay product and has less parasitic capacitance when compared to the 16T design. It also improves layout area by 7-8 % than its peer design. All simulations are performed at 90 & 45 nm process technology on Synopsys tool.

引用

页码：151 / 160

页数：10

共 50 条

[31] Implementation of Full Adder Cells for Ultra Low Power Energy Efficient Computing Applications
Basha, Mohammed Mahaboob
Rao, Vadde Seetharama
Poreddy, Lachi Reddy
Madhurima, V
Gundala, Srinivasulu
Stan, Ovidiu Petra
2ND INTERNATIONAL CONFERENCE ON SUSTAINABLE COMPUTING AND SMART SYSTEMS, ICSCSS 2024, 2024, : 53 - 58
[32] Performance Evaluation of Efficient Low Power 1-bit Hybrid Full Adder
Upadhyay, Rahul Mani
Chauhan, R. K.
Kumar, Manish
ADCAIJ-ADVANCES IN DISTRIBUTED COMPUTING AND ARTIFICIAL INTELLIGENCE JOURNAL, 2022, 11 (04): : 475 - 488
[33] An Energy Efficient and Fast Hybrid Full Adder Circuit
Hussain, Md. Shahbaz
Kandpal, Jyoti
Malik, Aiman
Hasan, Mohd
2022 5TH INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES (IMPACT), 2022,
[34] Design and Analysis of Low Power and High Speed FinFET based Hybrid Full Adder/Subtractor Circuit (FHAS)
Ramkumar, E.
Gracin, D.
Rajkamal, P.
Bhuvana, B. P.
Bhaaskaran, V. S. Kanchana
2020 6TH IEEE INTERNATIONAL SYMPOSIUM ON SMART ELECTRONIC SYSTEMS (ISES 2020) (FORMERLY INIS), 2020, : 281 - 284
[35] A SURVEY OF LOW POWER HIGH SPEED ONE BIT FULL ADDER
Chore, N. M.
Mandavgane, R. N.
RECENT ADVANCES IN NETWORKING, VLSI AND SIGNAL PROCESSING, 2010, : 302 - +
[36] Low-power consumption ternary full adder based on CNTFET
Jafarzadehpour, Fereshteh
Keshavarzian, Peiman
IET CIRCUITS DEVICES & SYSTEMS, 2016, 10 (05) : 365 - 374
[37] A Novel high-speed low power 9T full adder
Kumar, Sreeja S.
Rakesh, S.
MATERIALS TODAY-PROCEEDINGS, 2020, 24 : 1882 - 1889
[38] Design of High performance and Low Power 16T Full Adder Cell for Sub-threshold Technology
Pakniyat, Ebrahim
Talebiyan, Seyyed Reza
Morad, Milad Jalalian Abbasi
SECOND INTERNATIONAL CONGRESS ON TECHNOLOGY, COMMUNICATION AND KNOWLEDGE (ICTCK 2015), 2015, : 79 - 85
[39] A low-power high-speed hybrid CMOS full adder for embedded system
Tung, Chiou-Kou
Hung, Yu-Cherng
Shieh, Shao-Hui
Huang, Guo-Shing
PROCEEDINGS OF THE 2007 IEEE WORKSHOP ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2007, : 199 - +
[40] Power Delay Product Optimized Hybrid Full Adder Circuits
Rashid, M.
Muhtaroglu, A.
2017 INTERNATIONAL ARTIFICIAL INTELLIGENCE AND DATA PROCESSING SYMPOSIUM (IDAP), 2017,

← 1 2 3 4 5 →