A Review of Sharp-Switching Devices for Ultra-Low Power Applications

被引:109
作者
Cristoloveanu, Sorin [1 ]
Wan, Jing [1 ]
Zaslavsky, Alexander [2 ]
机构
[1] INP Grenoble, IMEP LAHC Lab, F-38016 Grenoble, France
[2] Brown Univ, Sch Engn, Providence, RI 02912 USA
基金
美国国家科学基金会;
关键词
Sharp switching device; TFET; Z2-FET; BET-FET; FE-FET; band modulation; CMOS; SOI; subthreshold slope; FIELD-EFFECT TRANSISTOR; NEGATIVE CAPACITANCE; TUNNEL FETS; DESIGN; OPTIMIZATION; SURFACE; IMPACT;
D O I
10.1109/JEDS.2016.2545978
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The reduction of the supply voltage is standard MOSFETs is impeded by the subthreshold slope, which cannot be lowered below 60 mV/decade, even in ideal fully-depleted devices. We review selected CMOS-compatible devices capable of switching more abruptly than MOSFETs, and discuss their merits and limitations. Tunneling FETs (TFETs) are reverse-biased gated PIN diodes where the gate controls the electric field in the interband tunneling junction. Technological solutions for improved performance will be described, including alternative channel materials and geometries, as well as a proposed paradigm shift of increasing the current drive by internal amplification in the bipolar-enhanced TFET. Other emerging sharp-switching mechanisms are reviewed, including the abrupt change in the polarization of ferroelectric materials, mechanical contact in nano-electro-mechanical systems, energy filtering of injected carriers, etc. Recently proposed band modulation feedback transistors are conceptually different from MOSFETs or TFETs. They have similar gated-diode configuration, but are operated in forward-bias mode. Electrostatic barriers are formed (via gate biasing) to prevent electron/hole injection into the channel until the gate or drain bias reaches a turn-on value. Due to bandgap modulation along the channel, these devices can switch abruptly (< 1 mV/decade) to a high current.
引用
收藏
页码:215 / 226
页数:12
相关论文
共 83 条
[1]  
Abelé N, 2005, INT EL DEVICES MEET, P1075
[2]   Physics of Gate Modulated Resonant Tunneling (RT)-FETs: Multi-barrier MOSFET for steep slope and high on-current [J].
Afzalian, Aryan ;
Colinge, Jean-Pierre ;
Flandre, Denis .
SOLID-STATE ELECTRONICS, 2011, 59 (01) :50-61
[3]   Design considerations for complementary nanoelectromechanical logic gates [J].
Akarvardar, K. ;
Elata, D. ;
Parsa, R. ;
Wan, G. C. ;
Yoo, K. ;
Provine, J. ;
Peurnans, P. ;
Howe, R. T. ;
Wong, H-S. P. .
2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, :299-302
[4]  
Akarvardar Kerem, 2008, 2008 66th Annual Device Research Conference (DRC), P69, DOI 10.1109/DRC.2008.4800738
[5]   Analytical modeling of the suspended-gate FET and design insights for low-power logic [J].
Akarvardar, Kerem ;
Eggimann, Christoph ;
Tsamados, Dirnitrios ;
Chauhan, Yogesh Singh ;
Wan, Gordon C. ;
Lonescu, Adrian Mihai ;
Howe, Roger T. ;
Wong, H. -S. Philip .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (01) :48-59
[6]   Ultralow Voltage Crossbar Nonvolatile Memory Based on Energy-Reversible NEM Switches [J].
Akarvardar, Kerem ;
Wong, H. -S. Philip .
IEEE ELECTRON DEVICE LETTERS, 2009, 30 (06) :626-628
[7]  
[Anonymous], NAT COMMUN
[8]  
[Anonymous], IEEE INT EL DEV M IE
[9]  
[Anonymous], P IEEE INT EL DEV M
[10]  
[Anonymous], IEEE INT EL DEV M IE