Effect of Channel Engineering on Quasi-Static Capacitance-Voltage Characteristics of Double-Gate MOSFET

被引:2
作者
Sanjay [1 ]
Prasad, B. [1 ]
Vohra, Anil [1 ]
机构
[1] Kurukshetra Univ, Dept Elect Sci, Kurukshetra 136119, Haryana, India
关键词
Double-gate MOSFET; gate-to-gate capacitance; QSCV characteristics; threshold voltage; flat-band voltage; NATIVE OXIDES; DIELECTRICS; LIQUID;
D O I
10.1007/s11664-020-08307-3
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The quasi-static capacitance-voltage (QSCV) characteristics of 10-nm-gate-length double-gate N-type metal-oxide-semiconductor field-effect transistors (NMOSFETs) with Si, Ge, InAs, In0.53Ga0.47As, and GaAs as channel materials are studied and simulated using Silvaco ATLAS three-dimensional (3D) technology computer-aided design (TCAD) software. The QSCV approach offers the advantage of immunity against frequency dependence effects and the ability to measure small capacitances in the 100 fF range. In this device, we consider the self-consistent solution of Schrodinger's equation with Poisson's equation. The splitting of the conduction band into multiple subbands is considered, while there is no doping in the channel region. The effects of metal gate electrode engineering, channel engineering (Si, Ge, GaAs, In0.53Ga0.47As, and InAs), and different channel thicknesses with (Al2O3) as gate oxide having thickness of 0.8 nm on the QSCV characteristics are studied. A comparison of the QSCV characteristics is carried out for the above-mentioned channel materials, revealing a significant reduction in the inversion-mode QSCV characteristics for all the materials due to quantization that results in a decrease in the overall gate-to-channel capacitance and hence increases the threshold voltage of the MOS device. The QSCV characteristics are also useful to measure the oxide thickness, flat-band voltage, threshold voltage, maximum depletion region thickness, charge distribution in the dielectric, interface trap charge, and interface states between the channel and gate oxide before device fabrication.
引用
收藏
页码:5816 / 5823
页数:8
相关论文
共 38 条
[1]  
Alam A., 2008, 5 INT C EL COMP ENG
[2]  
Alex J, 2016, J VAC SCI TECHNOL A, V34, P031101
[3]  
[Anonymous], 2020, SILVACO ATLAS TCAD V
[4]   Direct-tunneling gate leakage current in double-gate and ultrathin body MOSFETs [J].
Chang, L ;
Yang, KJ ;
Yeo, YC ;
Polishchuk, I ;
King, TJ ;
Hu, CM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) :2288-2295
[5]   Analysis of border and interfacial traps in ALD-Y2O3 and -Al2O3 on GaAs via electrical responses - A comparative study [J].
Chang, T. W. ;
Lin, K. Y. ;
Lin, Y. H. ;
Young, L. B. ;
Kwo, J. ;
Hong, M. .
MICROELECTRONIC ENGINEERING, 2017, 178 :199-203
[6]   Effective passivation of In0.2Ga0.8As by HfO2 surpassing Al2O3 via in-situ atomic layer deposition [J].
Chang, Y. H. ;
Lin, C. A. ;
Liu, Y. T. ;
Chiang, T. H. ;
Lin, H. Y. ;
Huang, M. L. ;
Lin, T. D. ;
Pi, T. W. ;
Kwo, J. ;
Hong, M. .
APPLIED PHYSICS LETTERS, 2012, 101 (17)
[7]   Native oxides formation and surface wettability of epitaxial III-V materials: The case of InP and GaAs [J].
Gocalinska, A. ;
Rubini, S. ;
Pelucchi, E. .
APPLIED SURFACE SCIENCE, 2016, 383 :19-27
[8]   Germanium Based Field-Effect Transistors: Challenges and Opportunities [J].
Goley, Patrick S. ;
Hudait, Mantu K. .
MATERIALS, 2014, 7 (03) :2301-2339
[9]   Tunneling and Short Channel Effects in Ultrascaled InGaAs Double Gate MOSFETs [J].
Jiang, Zhengping ;
Behin-Aein, Behtash ;
Krivokapic, Zoran ;
Povolotskyi, Michael ;
Klimeck, Gerhard .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (02) :525-531
[10]   A novel digital etch technique for deeply scaled III-V MOSFETs [J].
Lin, Jianqiang ;
Zhao, Xin ;
Antoniadis, Dimitri A. ;
Del Alamo, Jesus A. .
IEEE Electron Device Letters, 2014, 35 (04) :440-442