Integrated high step-down multiphase buck converter with high power density

被引:1
作者
Calabrese, Giacomo [1 ]
Granato, Maurizio [2 ]
Frattini, Giovanni [2 ]
Capineri, Lorenzo [1 ]
机构
[1] Univ Firenze, Dipartimento Ingn Informaz, Via S Marta 3, I-50139 Florence, Italy
[2] Texas Instruments Italia, I-20089 Rozzano, MI, Italy
来源
MICROELECTRONICS JOURNAL | 2016年 / 56卷
关键词
High frequency power converter; High power density systems; Integrated Circuit (IC); Switched-mode power supply; Voltage Regulator Modules (VRM); COUPLED INDUCTORS; PERFORMANCE;
D O I
10.1016/j.mejo.2016.08.009
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel integrated implementation of a high step-down multiphase buck for low voltage power supply is presented. The design and test chip measurements of a [10.8,16]V to [0.65,2]V, 2A, 10 MHz, 25.6 mW/mm(2), four-phases single-chip solution are presented with considerations on architecture, passive components, problems related to high frequency integration and relative improvements on power density. The experimental results confirm the theoretical predictions by simulations and are compared with respect to previous discrete implementations and integrated topologies focusing on high step-down conversion and output power. So-called "high step-down multiphase buck" topologies present advantages in terms of extended duty cycle, reduced passive components' size and reduced switches' breakdown voltages. However, these topologies require a more complex gate drive structure for their high side switches which are working each on a different voltage domain. A novel drive architecture that eliminates the need of any external auxiliary voltage source, being directly supplied on fractions of the input voltage, is proposed. This architecture provides also a recycling of the gate charge at the turn-off of the switches. Another problem addressed is the start up of the converter, which requires a proper pre-charging of the topology's flying capacitors. Power stage measured waveforms show the correct start-up and steady-state operation of the proposed converter design. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码:97 / 109
页数:13
相关论文
共 15 条
[1]   A novel three-phase buck converter with bootstrap driver circuit [J].
Abe, K. ;
Nishijima, K. ;
Harada, K. ;
Nakano, T. ;
Nabeshima, T. ;
Sato, T. .
2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, :1864-1871
[2]  
[Anonymous], TPS84621 DAT
[3]  
Barrere G., MEASURING TRANSFORME
[4]  
Calabrese G., 2015, INT EXH C POW EL PCI, P1
[5]  
Calabrese G., 2014, P 16 EUR C POW EL AP, P1, DOI DOI 10.1109/EPE.2014.6910784
[6]  
Gallagher J., 2006, Power Electronics Technology, V32, p36, 38
[7]   CMOS CIRCUIT SPEED AND BUFFER OPTIMIZATION [J].
HEDENSTIERNA, N ;
JEPPSON, KO .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) :270-281
[8]  
Jang Y., 2006, 21 ANN IEEE APPL POW, P7
[9]  
Li JL, 2004, APPL POWER ELECT CO, P1289
[10]   Two-Stage Power Conversion Architecture Suitable for Wide Range Input Voltage [J].
Lim, Seungbum ;
Ranson, John ;
Otten, David M. ;
Perreault, David J. .
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2015, 30 (02) :805-816