共 13 条
[1]
BLACHANDRAN H, 1999, P INT TEST C ITC, P458
[2]
GLOOR CA, 2000, P 26 INT S TEST FAIL, P69
[3]
Integrated diagnostics for embedded memory built-in self test on PowerPC(TM) devices
[J].
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS,
1997,
:549-554
[4]
Optimizing memory tests by analyzing defect coverage
[J].
RECORDS OF THE 2000 IEEE INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING,
2000,
:20-25
[5]
Defect-based testing for fabless companies
[J].
2000 IEEE INTERNATIONAL WORKSHOP ON DEFECT BASED TESTING, PROCEEDINGS,
2000,
:23-29
[6]
Lepejian D. Y., 1994, Proceedings 12th IEEE VLSI Test Symposium (Cat. No.94TH0645-2), P319, DOI 10.1109/VTEST.1994.292294
[7]
Cache RAM inductive fault analysis with Fab defect modeling
[J].
INTERNATIONAL TEST CONFERENCE 1998, PROCEEDINGS,
1998,
:862-871
[8]
SmartBit™:: Bitmap to defect correlation software for yield improvement
[J].
2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP,
2000,
:194-198
[9]
OTT R, 1999, P ASMC, P87
[10]
Critical area based yield prediction using in-line defect classification information
[J].
2000 IEEE/SEMI ADVANCED SEMICONDUCTOR MANUFACTURING CONFERENCE AND WORKSHOP,
2000,
:83-88