Pulse-width Modulation Technique for Generation of Multiple Analog Voltages for On-chip Calibration

被引:0
作者
Vasudevamurthy, Rajath [1 ]
机构
[1] BMS Coll Engn, Dept Elect & Commun Engn, Bengaluru, India
来源
2022 35TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID 2022) HELD CONCURRENTLY WITH 2022 21ST INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (ES 2022) | 2022年
关键词
Deep sub-micron; mixed-signal; voltage-to-time converter;
D O I
10.1109/VLSID2022.2022.00054
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
A technique based on pulse-width modulation for generating multiple analog voltages on-chip is presented. This technique is specially helpful for the calibration of voltage-to-time converters, which are becoming increasingly popular to implement analog-to-digital converters in the deep sub-micron processes. A clock signal of duty cycle 25% is demonstrated to act as proxy for an analog voltage of about 145 mV for the purpose of calibrating a voltage-to-time converter followed by a time-to-digital converter. Further, by simply changing the duty cycle of the clock to 50%, it can act as proxy for about 300 mV and 75% for about 380 mV.
引用
收藏
页码:240 / 245
页数:6
相关论文
共 16 条
  • [1] A 5-GS/s 7.2-ENOB Time-Interleaved VCO-Based ADC Achieving 30.5 fJ/cs
    Baert, Maarten
    Dehaene, Wim
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2020, 55 (06) : 1577 - 1587
  • [2] Chekuri V. C. K., 2021, THESIS
  • [3] Kim S.T., 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, San Francisco, CA, P1, DOI DOI 10.1109/ICITCS.2015.7292941
  • [4] Krishnamurthy HK, 2017, ISSCC DIG TECH PAP I, P336, DOI 10.1109/ISSCC.2017.7870398
  • [5] Delay-Line-Based Analog-to-Digital Converters
    Li, Guansheng
    Tousi, Yahya M.
    Hassibi, Arjang
    Afshari, Ehsan
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (06) : 464 - 468
  • [6] Utilization of Negative-Capacitance FETs to Boost Analog Circuit Performances
    Liang, Yuhua
    Zhu, Zhangming
    Li, Xueqing
    Gupta, Sumeet Kumar
    Datta, Suman
    Narayanan, Vijaykrishnan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (12) : 2855 - 2860
  • [7] An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs
    Liu, Yang
    Zhan, Chenchang
    Wang, Lidan
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (01) : 201 - 205
  • [8] Ma XF, 2018, ISSCC DIG TECH PAP I, P306, DOI 10.1109/ISSCC.2018.8310306
  • [9] MALLOUG H, 2019, PROC EUR TEST SYMP, pNI100
  • [10] Napolitano P., 2010, 2010 IEEE International Instrumentation & Measurement Technology Conference - I2MTC 2010, P181, DOI 10.1109/IMTC.2010.5488103