A novel input data transition aware dynamic voltage scaling based low power MAC architecture for DSP applications

被引:2
作者
Haripriya, D. [1 ]
Govindaraju, C. [2 ]
Sumathi, M. [3 ]
机构
[1] JNTU, Kakinada, India
[2] Govt Engn Coll, Salem, India
[3] Sathyabama Univ, Madras, Tamil Nadu, India
关键词
Adaptive dynamic voltage scaling; Digital signal processing; Dynamic power dissipation; Low power; Multiply and accumulate; Transition aware; Transition detector;
D O I
10.1007/s10617-017-9186-8
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A novel input transition aware dynamic voltage scaling based low power 8 bit Multiplier-Accumulator (MAC) architecture for Digital Signal Processing (DSP) has been presented in this paper. MAC is one of the main modules used in the various DSP applications like filtering, convolution and so on. The proposed input data transition aware dynamic voltage scaling is very effective method to minimize the dynamic power consumption without degrading the performance of the system. The input data transition detector circuit in the proposed low power MAC detects the transition and applies the dynamic voltage scaling adaptively so that the dynamic power is reduced to greater extent. The dynamic power consumed by the conventional MAC is 662.59 mW when all inputs are switching and it is only 475.75 mW for the proposed MAC with the same conditions. The proposed MAC consumes 28.19% less power than the conventional MAC for the same set of inputs and simulation environment.
引用
收藏
页码:265 / 281
页数:17
相关论文
共 20 条
[1]  
Addanki Purna Ramesh SS, 2016, INT J VLSI DES COMMU, V3, P107, DOI [10.5121/vlsic.2012.3310, DOI 10.5121/VLSIC.2012.3310]
[2]  
Anitha R, 2015, INT C CIRC POW COMP, P1, DOI [10.1109/ICCPCT.2015.7159505, DOI 10.1109/ICCPCT.2015.7159505]
[3]  
[Anonymous], INT J ENG SCI
[4]  
[Anonymous], 19 INT S VLSI DES TE
[5]  
[Anonymous], 2015, P 2015 19 INT S VLSI, DOI DOI 10.1109/ISVDAT.2015.7208143
[6]  
Chanda M, 2016, 2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, P1927, DOI 10.1109/ICCSP.2016.7754507
[7]   MacSim: A MAC-Enabled High-Performance Low-Power SIMD Architecture [J].
Geng, Tong ;
Waeijen, Luc ;
Peemen, Maurice ;
Corporaal, Henk ;
He, Yifan .
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, :160-167
[8]   Sign-Magnitude Encoding for Efficient VLSI Realization of Decimal Multiplication [J].
Gorgin, Saeid ;
Jaberipur, Ghassem .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (01) :75-86
[9]  
Kanade SS, 2015, INT J SCI ENG RES, V6, P569
[10]  
Narendra CP, 2014, 2014 INTERNATIONAL CONFERENCE ON CIRCUITS, COMMUNICATION, CONTROL AND COMPUTING (I4C), P404, DOI 10.1109/CIMCA.2014.7057832