A novel IP-core mapping algorithm in reliable 3D optical network-on-chips

被引:23
作者
Guo, Lei [1 ]
Ge, Yifan [1 ]
Hou, Weigang [1 ]
Guo, Pengxing [1 ]
Cai, Qing [1 ]
Wu, Jingjing [1 ]
机构
[1] Northwestern Univ, Sch Comp Sci & Engn, POB 365, Shenyang 110819, Liaoning, Peoples R China
关键词
3D ONoC; IP-core mapping; Reliability; Genetic and simulated annealing algorithm;
D O I
10.1016/j.osn.2017.08.001
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
The Optical Network-on-Chip (ONoC) is considered as a promising way to achieve high performance of multiprocessor systems, and it will be a 3-Dimensional (3D) architecture organized by a certain topology where optical routers are optically interconnected with each other. For the design of 3D ONoCs, the highly reliable IP-core mapping is a key problem of properly assigning IP cores onto optical routers for a given communication task, and it has two main challenges: reliability estimation and mapping scheme. As for reliability estimation, crosstalk noise and thermal sensitivity which severely influence Signal-Noise-Ratio (SNR) should be measured. In addition, although standard genetic algorithms have been widely utilized to solve the optimal mapping solution due to the superiority of simple process, there are some deficiencies such as premature convergence and. inferior local searching. In this paper, the impact factors of ONoC reliability are measured by SNR and thermal models, and we also design a novel IP-core mapping algorithm called as CGSA (Cataclysm Genetic based Simulated Annealing) based on proposed models. In CGSA, we integrate genetic with an improved simulated annealing algorithm assorted with cataclysm strategies, in order to speed up the searching process. Furthermore, to enhance the network reliability, CGSA is bound with the topology selection, i.e., CGSA generates the optimal mapping solution with the best matched 3D ONoC topology. Simulation results show that CGSA is effective on achieving the higher reliability than benchmarks.
引用
收藏
页码:50 / 57
页数:8
相关论文
共 21 条
  • [1] Amorgan A., 2013, COMPUT DIGIT TECH IE, P282
  • [2] [Anonymous], 2011, P 2011 IEEE 2 LAT AM
  • [3] [Anonymous], P ACP NOV
  • [4] Heterogeneous modelling of an Optical Network-on-Chip with SystemC
    Brière, M
    Drouard, E
    Mieyeville, F
    Navarro, D
    O'Connor, I
    Gaffiot, F
    [J]. 16TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS: SHORTENING THE PATH FROM SPECIFICATION TO PROTOTYPE, 2005, : 10 - 16
  • [5] Cai Q, 2014, IEEE INT CONF COMMUN, P112, DOI 10.1109/ICCChina.2014.7008253
  • [6] Chen YO, 2013, C IND ELECT APPL, P1442
  • [7] Fazzino F., Noxim: Network-on-chip simulator
  • [8] Guo PX, 2015, 2015 7TH INTERNATIONAL WORKSHOP ON RELIABLE NETWORKS DESIGN AND MODELING (RNDM) PROCE4EDINGS, P92, DOI 10.1109/RNDM.2015.7325214
  • [9] Jiang X, 2010, TENCON IEEE REGION, P1207, DOI 10.1109/TENCON.2010.5686371
  • [10] Memory Access Aware Mapping for Networks-on-Chip
    Jin, Xi
    Guan, Nan
    Deng, Qingxu
    Yi, Wang
    [J]. 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 1, 2011, : 339 - 348