Managing distributed shared arrays in a bulk-synchronous parallel programming environment

被引：6
|
作者：
Kessler, CW [1 ]
机构：
[1] Linkoping Univ, Inst Datavetenskap, PELAB, Dept Comp Sci, S-58183 Linkoping, Sweden
来源：
CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE | 2004年 / 16卷 / 2-3期
关键词：
NestStep; BSP model; bulk; synchronous parallelism; parallel programming language; distributed shared array; runtime scheduling of communication;
D O I：
10.1002/cpe.768
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
NestStep is a parallel programming language for the BSP (bulk-hronous parallel) programming model. In this article we describe the concept of distributed shared arrays in NestStep and its implementation on top of MPI. In particular, we present a novel method for runtime scheduling of irregular, direct remote accesses to sections of distributed shared arrays. Our method, which is fully parallelized, uses conventional two-sided message passing and thus avoids the overhead of a standard implementation of direct remote memory access based on one-sided communication. The main prerequisite is that the given program is structured in a BSP-compliant way. Copyright (C) 2004 John Wiley Sons, Ltd.
引用
收藏
页码：133 / 153
页数：21
相关论文
共 50 条
  • [21] MigBSP: A Novel Migration Model for Bulk-Synchronous Parallel Processes Rescheduling
    Righi, Rodrigo da Rosa
    Pilla, Laercio
    Carissimi, Alexandre
    Navaux, Philippe O. A.
    Heiss, Hans-Ulrich
    HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 585 - +
  • [22] Cidre: Programming with distributed shared arrays
    Andre, F
    Maheo, Y
    3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 439 - 444
  • [23] A SHARED ENVIRONMENT PARALLEL LOGIC PROGRAMMING SYSTEM ON DISTRIBUTED MEMORY ARCHITECTURES
    DELGADORANNAURO, SA
    DOROCHEVSKY, M
    SCHUERMAN, K
    VERON, A
    XU, JY
    LECTURE NOTES IN COMPUTER SCIENCE, 1991, 487 : 371 - 380
  • [24] An evaluation of conservative protocols for bulk-synchronous parallel discrete-event simulation
    Marín, M
    SIMULATION AND MODELLING: ENABLERS FOR A BETTER QUALITY OF LIFE, 2000, : 83 - 90
  • [25] A Bulk-Synchronous Parallel library implementation for the BBN butterfly GP1000
    Goudreau, MW
    Root, ED
    EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1996, : 288 - 297
  • [26] Parallel composition and bulk synchronous parallel functional programming
    Loulergue, F
    TRENDS IN FUNCTIONAL PROGRAMMING, VOL 2, 2000, : 77 - 88
  • [27] MigBSP plus plus : Improving Process Rescheduling on Bulk-Synchronous Parallel Applications
    Righi, Rodrigo da Rosa
    Gomes, Roberto de Quadros
    Rodrigues, Vinicius Facco
    da Costa, Cristiano Andre
    Alberti, Antonio Marcos
    2015 IEEE/ACS 12TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2015,
  • [28] Controling optimistic execution in bulk-synchronous parallel discrete-event simulation
    Marín, M
    SIMULATION IN INDUSTRY 2001, 2001, : 81 - 86
  • [29] Locality-Centric Thread Scheduling for Bulk-synchronous Programming Models on CPU Architectures
    Kim, Hee-Seok
    El Hajj, Izzat
    Stratton, John
    Lumetta, Steven
    Hwu, Wen-Mei
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON CODE GENERATION AND OPTIMIZATION (CGO), 2015, : 257 - 268
  • [30] MigPF: Towards on self-organizing process rescheduling of Bulk-Synchronous Parallel applications
    Righi, Rodrigo da Rosa
    Gomes, Roberto de Quadros
    Rodrigues, Vinicius Facco
    da Costa, Cristiano Andre
    Alberti, Antonio Marcos
    Pilla, Laercio Lima
    Alexandre Navaux, Philippe Olivier
    FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2018, 78 : 272 - 286
12345