共 3 条
Closed-Loop Formal Verification Framework with Non-determinism, Configurable by Meta-modelling
被引:0
作者:
Patil, Sandeep
[1
]
Bhadra, Sayantan
[1
]
Vyatkin, Valeriy
[1
]
机构:
[1] Univ Auckland, Ctr Sci, Auckland 1, New Zealand
来源:
IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY
|
2011年
关键词:
Model-checking;
NCES;
meta-modelling;
industrial automation;
formal verification;
simulation;
SYSTEMS;
D O I:
暂无
中图分类号:
T [工业技术];
学科分类号:
08 ;
摘要:
Formal verification of embedded control systems using closed-loop plant-controller models is getting increasingly popular. In this paper we propose a new method reducing complexity of model-checking on account of infusing non-determinism into certain parts of the plant model during formal verification process guided by a software tool. Net Condition/Event Systems (NCES) formalism is used for modular design of closed-loop models which are verified by ViVe and SESA model-checkers. Its performance is compared to modelling with finite state verified with SMV and UPPAAL and is proven to be superior.
引用
收藏
页码:3770 / 3775
页数:6
相关论文