Assessing SET Sensitivity of Mixed-Signal Circuits at Early Design Stages

被引:0
|
作者
Fernandez-Alvarez, Aranzazu [1 ]
Portela-Garcia, Marta [1 ]
Garcia-Valderas, Mario [1 ]
Lopez Ongil, Celia [1 ]
Sordo Ibanez, Samuel [2 ]
Espejo, Servando [3 ]
机构
[1] Univ Carlos III Madrid, Elect Technol Dept, Leganes, Spain
[2] Inst Astrofis Canarias, San Cristobal la Laguna, Spain
[3] Univ Seville, Inst Microelect Sevilla, Seville, Spain
来源
2019 XXXIV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS) | 2019年
关键词
SET; SEU; soft error; colt imjection; mixed-signal; HIT/SW co -simulation;
D O I
10.1109/dcis201949030.2019.8959892
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Traditionally, the effects of ionizing radiation have been a problem to solve in digital circuits. In analog circuits, the response of the circuits is often slow compared to the duration of the errors produced by the effects of radiation, so these errors were filtered by the circuit. However, the increasing sensitivity of modern technologies, high performance requirements, as well as the current low design margins make SETs also a problem to solve in current analog and mixed signal circuits. In this paper, a fault injection tool to aid designers in the hardening process at early design phases is presented. This tool performs fault injection in digital and analog elements at different abstraction levels to profit from hardware speed keeping significant results from electric simulation. The solution integrates existing techniques for digital circuits together with specific solutions for analog components. Results of fault injection in analog nodes for a case study are detailed.
引用
收藏
页数:6
相关论文
共 37 条
  • [31] Design and Performance Analysis of a [8/8/8] Charge Domain Mixed-Signal Multiply-Accumulator
    Matsuzawa, Akira
    Alonso, Abdel Martinez
    Miyahara, Masaya
    ELECTRONICS, 2024, 13 (01)
  • [32] Case study: The design of a mixed-signal global positioning system receiver using multichip module packaging
    Zabinski, PJ
    Vickberg, ME
    Gilbert, BK
    Zucarelli, PJ
    Weninger, DV
    Keller, TW
    Yee, DM
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1996, 19 (01): : 215 - 224
  • [33] Subthreshold analog performance of channel engineered SOICMOS devices and circuits for ultra-low power analog/mixed-signal applications
    Chakraborty, S.
    Mallik, A.
    Sarkar, C. K.
    PROCEEDINGS OF THE 2007 INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES: IWPSD-2007, 2007, : 150 - +
  • [34] Impact of halo doping on the subthreshold performance of deep-submicrometer CMOS devices and circuits for ultralow power analog/mixed-signal applications
    Chakraborty, Saurav
    Mallik, Abhijit
    Sarkar, Chandan Kumar
    Rao, V. Ramgopal
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (02) : 241 - 248
  • [35] DE-LOC: Design Validation and Debugging under Limited Observation and Control, Pre- and Post-Silicon for Mixed-Signal Systems
    Muldrey, Barry
    Deyati, Sabyasachi
    Chatterjee, Abhijit
    PROCEEDINGS 2016 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2016,
  • [36] Design Techniques for a Mixed-Signal I/Q 32-Coefficient Rx-Feedforward Equalizer, 100-Coefficient Decision Feedback Equalizer in an 8 Gb/s 60 GHz 65 nm LP CMOS Receiver
    Thakkar, Chintan
    Narevsky, Nathan
    Hull, Christopher D.
    Alon, Elad
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2014, 49 (11) : 2588 - 2607
  • [37] 50-200 GHz silicon-germanium heterojunction bipolar transistor BICMOS technology and a computer-aided design environment for 2-50+GHz very large-scale integration mixed-signal ICs
    Subbanna, S
    Freeman, G
    Rieh, JS
    Ahlgren, D
    Stein, K
    Dickey, C
    Mecke, J
    Bacon, P
    Groves, R
    Meghelli, M
    Soyuer, M
    Jagannathan, B
    Schonenberg, K
    Jeng, SJ
    Joseph, A
    Coolbaugh, D
    Volant, R
    Greenberg, D
    Chen, HJ
    Brelsford, K
    Harame, D
    Dunn, J
    Larson, L
    Herman, D
    Meyerson, B
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2002, 41 (2B): : 1111 - 1123