A Novel PNPN-Like Z-Shaped Tunnel Field-Effect Transistor With Improved Ambipolar Behavior and RF Performance

被引:108
作者
Imenabadi, Rouzbeh Molaei [1 ]
Saremi, Mehdi [2 ]
Vandenberghe, William G. [1 ]
机构
[1] Univ Texas Dallas, Dept Mat Sci & Engn, Richardson, TX 75080 USA
[2] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA
关键词
Ambipolarity; band-to-band tunneling (BTBT); tunnel field-effect transistor (TFET); ENGINEERED TFET; WORK FUNCTION; DESIGN; FETS; SUPPRESSION; PARAMETERS;
D O I
10.1109/TED.2017.2755507
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
To suppress the ambipolar behavior and improve RF performance in tunnel field-effect transistors (TFETs), a Z-shaped (ZS)-TFET is proposed. The proposed ZS-TFET is more scalable than other vertical band-to-band-based TFETs and provides higher ON-state current (I-ON), larger ON/OFF current ratio (I-ON/I-OFF) and lower subthreshold swing compared to conventional TFETs. These advantages stem from the tunneling junction in the ZS-TFET being perpendicular to the channel direction, which facilitates the formation of a relatively large tunneling junction area. The ZS body makes use of both vertical and horizontal fields while suppressing the lateral parasitic tunneling current. In addition, by using a ZS gate in the proposed device, the energy band diagram near the source is modulated to create an N+ source pocket which creates a downward band bending of the potential, similar to PNPN-like structures. Finally, the proposed structure significantly improves the analog/RF figure-of-merit.
引用
收藏
页码:4752 / 4758
页数:7
相关论文
共 46 条
[1]   Representation of strained gate-all-around junctionless tunneling nanowire filed effect transistor for analog applications [J].
Abadi, Rouzbeh Molaei Imen ;
Ziabari, Seyed Ali Sedigh .
MICROELECTRONIC ENGINEERING, 2016, 162 :12-16
[2]   Controlling Ambipolar Current in Tunneling FETs Using Overlapping Gate-on-Drain [J].
Abdi, Dawit B. ;
Kumar, M. Jagadesh .
IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2014, 2 (06) :187-190
[3]   Performance Enhancement of Novel InAs/Si Hetero Double-Gate Tunnel FET Using Gaussian Doping [J].
Ahish, Shylendra ;
Sharma, Dheeraj ;
Kumar, Yernad Balachandra Nithin ;
Vasantha, Moodabettu Harishchandra .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (01) :288-295
[4]  
[Anonymous], 2009, FUNDAMENTALS MODERN, DOI DOI 10.1017/CBO9781139195065
[5]  
[Anonymous], ATLAS US MAN
[6]  
[Anonymous], 2012, P IEEE INT C ELECT D
[7]  
[Anonymous], 2003, THESIS
[8]  
[Anonymous], P 27 INT C MICR MAY
[9]   Comparing carbon nanotube transistors - The ideal choice: A novel tunneling device design [J].
Appenzeller, J ;
Lin, YM ;
Knoch, J ;
Chen, ZH ;
Avouris, P .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (12) :2568-2576
[10]   A simulation approach to optimize the electrical parameters of a vertical tunnel FET [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (07) :1541-1547