MorphoSys: A reconfigurable architecture for multimedia applications

被引：12
作者：
Singh, H [1 ]
Lee, MH [1 ]
Lu, GM [1 ]
Kurdahi, FJ [1 ]
Bagherzadeh, N [1 ]
机构：
[1] Univ Calif Irvine, Irvine, CA 92717 USA
来源：
XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/SBCCI.1998.715427
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We describe the MorphoSys I reconfigurable system, which combines a reconfigurable array of processor cells with a RISC processor core and a high bandwidth memory interface unit. We introduce the array architecture, its configuration memory, inter-connection network, role of the control processor and related components. Architecture implementation is described in brief and the efficacy of MorphoSys is demonstrated through simulation of video compression (MPEG-2) and target-recognition applications. Comparison with other implementations illustrates that MorphoSys achieves higher performance by up to 10X.
引用
收藏
页码：134 / 139
页数：6
相关论文
共 50 条
  • [31] Interactive ray tracing on reconfigurable SIMD MorphoSys
    Du, H
    Sanchez-Elez, M
    Tabrizi, N
    Bagherzadeh, N
    Anido, ML
    Fernandez, M
    DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 144 - 149
  • [32] Interactive ray tracing on reconfigurable SIMD MorphoSys
    Du, H
    Sanchez-Elez, M
    Tabrizi, N
    Bagherzadeh, N
    Anido, ML
    Fernandez, M
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 471 - 476
  • [33] Accuracy-Aware SRAM: A Reconfigurable Low Power SRAM Architecture for Mobile Multimedia Applications
    Cho, Minki
    Schlessman, Jason
    Wolf, Wayne
    Mukhopadhyay, Saibal
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 823 - +
  • [34] Reconfigurable architecture for video applications
    Lian, Chung-, Jr.
    Tseng, Po-Chih
    Chen, Tung-Chien
    Chang, Yu-Wei
    Chen, Liang-Gee
    20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 21 - +
  • [35] Communication architecture design for reconfigurable multimedia SoC platform
    Lee, Ganghee
    Ahn, Yongjin
    Lee, Seokhyun
    Son, Jeongki
    Yoon, Kiwook
    Choi, Kiyoung
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2010, 14 (01) : 1 - 20
  • [36] Communication architecture design for reconfigurable multimedia SoC platform
    Ganghee Lee
    Yongjin Ahn
    Seokhyun Lee
    Jeongki Son
    Kiwook Yoon
    Kiyoung Choi
    Design Automation for Embedded Systems, 2010, 14 : 1 - 20
  • [37] A hardware/software co-reconfigurable multimedia architecture
    Jung, Yong-Kyu
    PROCEEDINGS OF THE 2006 IEEE/ACM/IFIP WORKSHOP ON EMBEDDED SYSTEMS FOR REAL TIME MULTIMEDIA, 2006, : 73 - 78
  • [38] EXPLOITING RECONFIGURABLE SWP OPERATORS FOR MULTIMEDIA APPLICATIONS
    Menard, D.
    Nguyen, H. N.
    Charot, F.
    Guyetant, S.
    Guillot, J.
    Raffin, E.
    Casseau, E.
    2011 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2011, : 1717 - 1720
  • [39] The Acceleration of Various Multimedia Applications on Reconfigurable Processor
    Ahn, Minwook
    Yoo, Donghoon
    Ryu, Soojung
    Kim, Jeongwook
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 238 - 239
  • [40] A quantitative analysis of reconfigurable coprocessors for multimedia applications
    Miyamori, T
    Olukotun, K
    IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, 1998, : 2 - 11
12345