MorphoSys: A reconfigurable architecture for multimedia applications

被引：12
|
作者：
Singh, H [1 ]
Lee, MH [1 ]
Lu, GM [1 ]
Kurdahi, FJ [1 ]
Bagherzadeh, N [1 ]
机构：
[1] Univ Calif Irvine, Irvine, CA 92717 USA
来源：
XI BRAZILIAN SYMPOSIUM ON INTEGRATED CIRCUIT DESIGN, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/SBCCI.1998.715427
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
We describe the MorphoSys I reconfigurable system, which combines a reconfigurable array of processor cells with a RISC processor core and a high bandwidth memory interface unit. We introduce the array architecture, its configuration memory, inter-connection network, role of the control processor and related components. Architecture implementation is described in brief and the efficacy of MorphoSys is demonstrated through simulation of video compression (MPEG-2) and target-recognition applications. Comparison with other implementations illustrates that MorphoSys achieves higher performance by up to 10X.
引用
收藏
页码：134 / 139
页数：6
相关论文
共 50 条
  • [1] MorphoSys: A coarse grain reconfigurable architecture for multimedia applications
    Parizi, H
    Niktash, A
    Bagherzadeh, N
    Kurdahi, F
    EURO-PAR 2002 PARALLEL PROCESSING, PROCEEDINGS, 2002, 2400 : 844 - 848
  • [2] MorphoSys: Case study of a reconfigurable computing system targeting multimedia applications
    Singh, H
    Lu, GM
    Lee, MH
    Kurdahi, F
    Bagherzadeh, N
    Filho, E
    Maestre, R
    37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 573 - 578
  • [3] A reconfigurable DCT architecture for multimedia applications
    Li, Zhenwei
    Peng, Silong
    Ma, Hong
    Wang, Qiang
    CISP 2008: FIRST INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING, VOL 1, PROCEEDINGS, 2008, : 360 - 364
  • [4] Design and implementation of a rendering algorithm in a SIMD reconfigurable architecture (MorphoSys)
    Davila, Javier
    de Torres, Alfonso
    Sanchez, Jose Manuel
    Sanchez-Elez, Marcos
    Bagherzadeh, Nader
    Rivera, F.
    2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 1387 - +
  • [5] Auto-adaptive reconfigurable architecture for scalable multimedia applications
    Zhang, Xun
    Rabah, Hassan
    Weber, Serge
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 139 - +
  • [6] A new reconfigurable coarse-grain architecture for multimedia applications
    Lanuzza, Marco
    Perri, Stefania
    Corsonello, Pasquale
    Margala, Martin
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 119 - +
  • [7] The MorphoSys parallel reconfigurable system
    Lu, GM
    Singh, H
    Lee, MH
    Bagherzadeh, N
    Kurdahi, F
    Eliseu, MC
    EURO-PAR'99: PARALLEL PROCESSING, 1999, 1685 : 727 - 734
  • [8] A novel reconfigurable low power distributed arithmetic architecture for multimedia applications
    Liu, Zhenyu
    Arslan, Tughrul
    Erdogan, Ahmet T.
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 908 - +
  • [9] A Reconfigurable Architecture for Secure Multimedia Delivery
    Pande, Amit
    Zambreno, Joseph
    23RD INTERNATIONAL CONFERENCE ON VLSI DESIGN, 2010, : 258 - 263
  • [10] Date Flow Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications
    Liu, Xinning
    Mei, Chen
    Cao, Peng
    Zhu, Min
    Shi, Longxing
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2012, E95D (02): : 374 - 382
12345