共 50 条
- [42] BLOCK PARALLEL ARCHITECTURE OF SEPARABLE-DENOMINATOR 2-DIMENSIONAL STATE-SPACE DIGITAL-FILTERS BASED ON THE REDUCED-DIMENSIONAL DECOMPOSITION ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 1995, 78 (02): : 20 - 30
- [43] Modular systolic array implementation for separable denominator 2-D block state-space digital filters based on reduced-dimensional decomposition ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (02): : 55 - 66
- [45] A NOTE ON THE COMPUTATION OF GRAMIANS IN 2-D MIMO SEPARABLE-DENOMINATOR DIGITAL-SYSTEMS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (09): : 615 - 618
- [46] Roundoff Noise Analysis for Generalized Direct-Form II Structure of 2-D Separable-Denominator Digital Filters 2018 26TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO), 2018, : 450 - 454
- [47] APPROXIMATION OF 2-D SEPARABLE IN DENOMINATOR FILTERS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (02): : 107 - 121
- [48] An DFII based structure for 2-D separable-denominator digital filters with very low L2-sensitivity measure 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 485 - 488
- [49] Design of 3-D separable-denominator digital filters using minimal decomposition and balanced realization 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 362 - 365
- [50] SEPARABLE-DENOMINATOR 2-D RATIONAL APPROXIMATION VIA 1-D BASED ALGORITHM IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1985, 32 (10): : 989 - 999