An Efficient Multigram Synthesis of Hypericin Improved by a Low Power LED Based Photoreactor

被引：25

作者：

Goncalves, Renato S. ^{[1
]}

Rabello, Bruno R. ^{[2
]}

Cesar, Gabriel B. ^{[1
]}

Pereira, Paulo C. S. ^{[1
]}

Ribeiro, Marcos A. S. ^{[1
]}

Meurer, Eduardo C. ^{[4
]}

Hioka, Noboru ^{[1
]}

Nakamura, Celso V. ^{[3
]}

Bruschi, Marcos L. ^{[3
]}

Caetano, Wilker ^{[1
]}

机构：

[1] Univ Estadual Maringa, Dept Chem, Ave Colombo,5790, BR-87020900 Maringa, Parana, Brazil

[2] Inst Fed Educ Ciencia & Tecnol Catarinense, BR-89703720 Concordia, SC, Brazil

[3] Univ Estadual Maringa, Dept Pharm, Ave Colombo,5790, BR-87020900 Maringa, Parana, Brazil

[4] Univ Fed Parana, BR-86900000 Jandaia Do Sul, Parana, Brazil

来源：

ORGANIC PROCESS RESEARCH & DEVELOPMENT | 2017年 / 21卷 / 12期

关键词：

MASS-SPECTROMETRY; EMODIN ANTHRONE; PERFORATUM; NAPHTHODIANTHRONES; QUANTIFICATION; IDENTIFICATION; ISOHYPERICIN; DIMERIZATION; DERIVATIVES; CELLS;

D O I：

10.1021/acs.oprd.7b00317

中图分类号：

O69 [应用化学];

学科分类号：

081704 ;

摘要：

In this work, an improved synthesis process was developed for the multigram production of hypericin. An inexpensive and efficient low power Light Emission Diode (LED) based photoreactor was designed and employed to perform the protohypericin photocyclization reaction allowing its photoconversion in hypericin. This closed system overcomes safety issues related to scale-up hypericin preparation typically described in the literature which combines the use of open systems, organic solvents, and high-power light sources. The photoreactor designed allows a solution to, mainly, the intrinsic effect of hypericin photobleaching inherent to the protohypericin photocyclization reaction, implying an increase in the yield of the final product and consequently the final cost. Using a red-LED based photoreactor, a safety protocol was carried out in a 5-g scale hypericin preparation with quantitative yield.

引用

页码：2025 / 2031

页数：7

共 50 条

[21] Improved Thermal Performance of High-Power LED by Using Low-temperature Sintered Chip Attachment
Wang, T.
Lei, G.
Chen, X.
Guido, L.
Ngo, Khai
Lu, G-Q.
2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 505 - +
[22] Low power multiplier designs based on improved column bypassing schemes
Hwang, Ying-Tsung
Lin, Jin-Fa
Sheu, Ming-Hwa
Sheu, Chia-Jen
2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 594 - +
[23] Improved Localization Algorithm Based on RSSI in Low Power Bluetooth Network
Shen, Xiaolong
Yang, Shengqi
He, Jian
Huang, Zhangqin
PROCEEDINGS OF 2016 2ND INTERNATIONAL CONFERENCE ON CLOUD COMPUTING AND INTERNET OF THINGS (CCIOT), 2016, : 134 - 137
[24] An efficient low-power binding algorithm in high-level synthesis
Choi, Y
Kim, T
2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 321 - 324
[25] Design and Synthesis of Bandwidth Efficient QPSK Modulator for Low Power VLSI Design
Khanna, Akhil
Jaiswal, Anju
Jain, Harsh
2015 2ND INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2015, : 1235 - 1240
[26] Green and efficient one-pot synthesis of the bio-based platform molecule 4-hydroxymethyl-2-furfural on a multigram scale
Ceyhan, Kubilay
Rottmann, Mattis
Groeger, Harald
RSC SUSTAINABILITY, 2025,
[27] A High Power Factor LED Driver Based on Improved Forward-Flyback without Electrolytic Capacitor
Dong, Hanjing
Xie, Xiaogao
Chen, Huaizhong
Jin, Zheliang
2017 THIRTY SECOND ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2017, : 2404 - 2411
[28] An improved pass transistor synthesis method for low power, high speed CMOS circuits
Vinereanu, T
Lidholm, S
ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2000, : 120 - 124
[29] Retiming-based logic synthesis for low-power
Hsu, YL
Wang, SJ
ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 275 - 278
[30] Synthesis of low power CED circuits based on parity codes
Ghosh, S
Basu, S
Touba, NA
23RD IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2005, : 315 - 320

← 1 2 3 4 5 →